TFP401A-EP
- Supports Pixel Rates Up to 165 MHz (including 1080p and WUXGA at 60Hz)
- Digital Visual Interface (DVI) Specification Compliant(1)
- True-Color, 24 Bit/Pixel, 16.7M Colors at One or Two Pixels Per Clock
- Laser Trimmed Internal Termination Resistors for Optimum Fixed Impedance Matching
- Skew Tolerant Up to One Pixel Clock Cycle
- 4x Over-Sampling
- Reduced Power Consumption - 1.8 V Core Operation With 3.3 V I/Os and Supplies(2)
- Reduced Ground Bounce Using Time-Staggered Pixel Outputs
- Low Noise and Power Dissipation Using TI PowerPAD Packaging
- Advanced Technology Using TI 0.18-mm EPIC-5 CMOS Process
- TFP401A Incorporates HSYNC Jitter(3)
- SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C) Temperature Range (Custom temperature ranges available)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
(1) The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TFP401A is compliant to the DVI Specification Rev. 1.0.
(2) The TFP401A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.
(3) Immunity The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.
PanelBus, PowerPAD, EPIC-5 are trademarks of Texas Instruments.
The Texas Instruments TFP401A is a TI PanelBus™ flat panel display product, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401A finds applications in any design requiring high-speed digital interface. The TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true color pixel format. The TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce. PowerPAD™ advanced packaging technology results in best of class power dissipation, footprint, and ultra-low ground inductance. The TFP401A combines PanelBus™ circuit innovation with TIs advanced 0.18-mm EPIC-5™ CMOS process technology, along with TI PowerPAD™ package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | TI PanelBus Digital Receiver. datasheet (Rev. A) | 2011/07/14 | |
* | Errata | TFP101(A), TFP201(A), TFP401(A) Errata | 2003/11/11 | |
* | Errata | TFP101/A, TFP201/A, TFP401/A, TFP403 Data Sheet Errata | 2003/06/27 | |
* | VID | TFP401A-EP VID V6209627 | 2016/06/21 | |
Application note | How to Bridge HDMI/DVI to LVDS/OLDI (Rev. C) | 2018/06/07 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
HTQFP (PZP) | 100 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치