TPS3125

활성

수동 리셋을 지원하는 푸시-풀, 공급 전압 통제기

제품 상세 정보

Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Minimum supply voltage of 0.75V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)
  • Minimum supply voltage of 0.75V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능
TPS35 활성 시간 초과 워치독 타이머를 지원하는 나노 정동작 전류 정밀 통제기 Improved IQ and higher accuracy

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
6개 모두 보기
유형 직함 날짜
* Data sheet TPS3123 Ultra-Low Voltage Processor Supervisory Circuits datasheet (Rev. G) PDF | HTML 2024/06/11
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 2019/06/28
Test report TIDA-00352 Test Results 2014/12/11
Test report TIDA-00309 Test Results 2014/11/17
Application note Video Aggregation HD-SDI Interface Application Sheet 2014/10/01
Application note Video Aggregation – Display Port Interface Application Sheet 2013/12/16

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TL16C750EEVM — TL16C750E 128바이트 FIFO 분수 보 레이트 UART 평가 모듈

This EVM provides the user with the ability to evaluate the TL16C750E device and its features. The EVM includes an onboard 3.3-V LDO as well as level translation for processors which operate at a higher voltage rail.
사용 설명서: PDF
TI.com에서 구매 불가
자재 명세서(BOM)

TIDA-00309 BOM

TIDRBU7.PDF (184 KB)
자재 명세서(BOM)

TIDA-00352 BOM (Daughter Card)

TIDRC54.PDF (236 KB)
자재 명세서(BOM)

TIDA-00352 BOM (Motherboard)

TIDRC55.PDF (283 KB)
CAD/CAE 기호

TIDA-00309 CAD Files

TIDRBU9.ZIP (298 KB)
CAD/CAE 기호

TIDA-00352 CAD Files (Daughter Card)

TIDRC58.ZIP (1148 KB)
CAD/CAE 기호

TIDA-00352 CAD Files (Motherboard)

TIDRC59.ZIP (2759 KB)
거버(Gerber) 파일

TIDA-00309 Gerber

TIDC764.ZIP (2361 KB)
PCB 레이아웃

TIDA-00309 PCB

TIDRBU8.PDF (6984 KB)
PCB 레이아웃

TIDA-00352 PCB (Daughter Card)

TIDRC56.PDF (1522 KB)
PCB 레이아웃

TIDA-00352 PCB (Motherboard)

TIDRC57.PDF (6984 KB)
회로도

TIDA-00309 Schematic

TIDRBU6.PDF (4146 KB)
회로도

TIDA-00352 Schematic (Motherboard)

TIDRC53.PDF (427 KB)
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
레퍼런스 디자인

TIDA-00352 — SDI 비디오 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00309 — 디스플레이 포트 비디오 4:1 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
SOT-23 (DBV) 5 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상