전원 관리 멀티 채널 IC(PMIC)

TPS65919-Q1

활성

차량용 3.15V~5.25V, 4 벅 및 4 LDO 전원 관리 IC(PMIC)

제품 상세 정보

Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto TDA3x Regulated outputs (#) 8 Step-down DC/DC converter 4 Step-up DC/DC converter 0 LDO 4 Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 TI functional safety category Functional Safety-Compliant Configurability Factory programmable, Software configurable Features Comm control, I2C control, Power good, Power sequencing Rating Automotive Operating temperature range (°C) -40 to 105 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.0001 Switching frequency (max) (kHz) 2700 Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200 Product type Processor and FPGA
Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto TDA3x Regulated outputs (#) 8 Step-down DC/DC converter 4 Step-up DC/DC converter 0 LDO 4 Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 TI functional safety category Functional Safety-Compliant Configurability Factory programmable, Software configurable Features Comm control, I2C control, Power good, Power sequencing Rating Automotive Operating temperature range (°C) -40 to 105 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.0001 Switching frequency (max) (kHz) 2700 Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200 Product type Processor and FPGA
VQFN (RGZ) 48 49 mm² 7 x 7
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Four Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Two Other SMPS Regulators with 3-A and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Four Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • One LDO With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin With 0.5-mm Pitch
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Four Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Two Other SMPS Regulators with 3-A and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Four Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • One LDO With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin With 0.5-mm Pitch

The TPS65919-Q1 PMIC integrates four configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains four LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors. The OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65919-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

The TPS65919-Q1 PMIC integrates four configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains four LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors. The OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65919-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

다운로드 스크립트와 함께 비디오 보기 동영상
추가 정보 요청

기능 안전 정보를 사용할 수 있습니다. 지금 요청하기

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
TPS65916 활성 프로세서용 전원 관리 장치(PMU) This product is suitable for industrial applications and is non AEQ-100 qualified.
TPS65917-Q1 활성 차량용 3.15 V~5.25 V, 5 벅 및 5 LDO 전원 관리 IC(PMIC) This product has the same pinout with one more buck and LDO.

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
10개 모두 보기
유형 직함 날짜
* Data sheet TPS65919-Q1 Power Management Unit (PMU) for Processor datasheet (Rev. A) PDF | HTML 2018/08/20
Application note TPS6591x-Q1 Design Checklist (Rev. A) 2021/05/06
User guide TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA78x, and TDA3x (Rev. E) 2019/03/13
Application note POR Generation in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 Devices (Rev. A) 2018/09/21
Application note TPS65917 Power Estimation Tool (Rev. B) 2018/06/14
User guide TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA71x, DRA79x, and TDA2E-17 (Rev. E) 2018/05/07
Application note Guide to Using the GPADC in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 de (Rev. A) 2017/12/13
Functional safety information Safety Manual for TPS65919-Q1 Power Management Unit (PMU) 2017/08/18
User guide TPS65919-Q1 Register Map 2017/08/17
Application note Adaptive (Dynamic) Voltage (Frequency) Scaling – Motivation and Implementations 2014/03/28

설계 및 개발

전원 공급 솔루션

TPS65919-Q1을 포함하는 솔루션을 살펴보세요. TI는 칩(SoC), 프로세서, 마이크로컨트롤러, 센서 또는 FPGA(Field Programmable Gate Array)의 TI와 비TI 시스템을 위한 전원 공급 솔루션을 제공합니다.

평가 보드

TPS65917EVM — TPS65917-Q1 전원 관리 IC 평가 모듈

The TPS65917-Q1 device is an integrated power-management integrated circuit (PMIC) for automotive applications.  The device provides five configurable step-down converters with up to 3.5A of output current for memory, processor core, input/output (I/O), or pre-regulation of LDOs. (...)

사용 설명서: PDF
TI.com에서 구매 불가
레퍼런스 디자인

TIDEP-0097 — Jacinto™ 6 엔트리를 이용한 엔트리 레벨 헤드 유닛 디스플레이 오디오 레퍼런스 설계

Based on TI's Jacinto™ DRA71x processor, this automotive reference design focuses on system-level cost savings. The 6 layer design reduces PCB costs through an optimized via breakout scheme, integration of key features and an optimized power distribution network. Functionality can be added or (...)
Design guide: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
VQFN (RGZ) 48 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상