전원 관리 선형 및 저손실(LDO) 레귤레이터

TPS766

활성

 250mA, 초저 IQ 저손실 전압 레귤레이터

이 제품의 최신 버전이 있습니다

open-in-new 대안 비교
이 제품은 기존 고객을 위해 계속 제공됩니다. 새로운 설계는 대체 제품을 고려해야 합니다.
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능
TPS7A25 활성 전원 양호 기능을 지원하는 300mA, 18V, 초저 IQ, 고정밀, 조정 가능한 저손실 전압 레귤레이터 An 18-V, 300-mA LDO regulator with power-good and ultra-low IQ (2.5 μA)

제품 상세 정보

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
4개 모두 보기
유형 직함 날짜
* Data sheet TPS766 250mA, 16V, Low-Dropout Voltage Regulator datasheet (Rev. E) PDF | HTML 2024/03/15
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020/08/18
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017/08/09
Analog Design Journal Discrete design of a low-cost isolated 3.3- to 5-V DC/DC converter 2010/05/06

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

DIP-ADAPTER-EVM — DIP 어댑터 평가 모듈

소형 표면 실장 IC(집적 회로)와 쉽고 빠르며 경제적인 방식으로 인터페이싱하는 방법을 제공하는 DIP 어댑터 평가 모듈(DIP-ADAPTER-EVM)로 연산 증폭기 프로토타이핑 및 테스트 속도를 높이세요. 제품에 포함된 Samtec 터미널 스트립을 사용하여 지원되는 연산 증폭기를 연결하거나 기존 회로에 직접 연결할 수 있습니다.

DIP 어댑터 EVM 키트는 다음을 포함해 가장 널리 사용되는 6개의 업계 표준 패키지를 지원합니다.

  • D 및 U(SOIC-8)
  • PW(TSSOP-8)
  • DGK(MSOP-8, VSSOP-8)
  • (...)
사용 설명서: PDF
TI.com에서 구매 불가
레퍼런스 디자인

TIDEP0010 — AM335x의 Sercos 3

The TIDEP0010 Sercos III communication reference design combines the AM335x Sitara processor family and the Sercos III media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Sercos III secondary communications, this reference design allows you to (...)
사용 설명서: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0008 — PROFINET 통신 개발 플랫폼

Targeted for PROFINET secondary communications, this reference design helps you implement PROFINET communications standards in a broad range of industrial automation equipment. It enables low-footprint designs in applications such as industrial automation, factory automation or (...)
사용 설명서: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0032 — 다중 프로토콜 산업용 통신

Industrial Ethernet for industrial automation exists in more than 30 industrial standards. Some of the well-established real-time Ethernet protocols like EtherCAT, EtherNet/IP, PROFINET, Sercos III and PowerLink require dedicated MAC hardware support in terms of FPGA or ASICs. The programmable (...)
사용 설명서: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0003 — 이더넷/IP 통신 개발 플랫폼

Targeted for Ethernet/IP secondary communications, this development platform allows you to implement Ethernet/IP communication standards in a broad range of industrial automation equipment. It enables low footprint designs in applications such as industrial automation, factory automation or (...)
회로도: PDF
레퍼런스 디자인

TIDEP0028 — 이더넷 Powerlink 개발 플랫폼 레퍼런스 디자인

The TIDEP0028 Ethernet Powerlink reference design combines the AM335x Sitara processor family and the Powerlink open media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Ethernet Powerlink secondary communications, TIDEP0028 allows you to implement the (...)
사용 설명서: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0054 — 변전소 자동화를 위한 병렬 중복 프로토콜(PRP) 이더넷 레퍼런스 설계

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDEP-0075 — 산업용 통신 게이트웨이 PROFINET IRT - PROFIBUS 마스터 레퍼런스 디자인

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0078 — AM572x용 OPC UA 데이터 액세스 서버 레퍼런스 디자인

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0033 — 신호 경로 지연 보상을 지원하는 SPI 마스터 레퍼런스 디자인

The Programmable Real-time Unit within the Industrial Communication Subsystem (PRU-ICSS) enables you to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This reference design describes the implementation of the SPI master protocol with signal path delay compensation on (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDEP0027 — 산업 애플리케이션용 PRU-ICSS를 이용한 고성능 PTO(Pulse Train Output) 레퍼런스 디자인

The TIDEP0027 High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Application combines the AM335x Sitara processor family from Texas Instruments (TI) and the PTO module into a single system-on-chip (SoC) solution. The design is based on the TMDSICE3359 Industrial Communications (...)
Design guide: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
SOIC (D) 8 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상