전원 관리 선형 및 저손실(LDO) 레귤레이터

TPS767

활성

활성화 및 지연 리셋을 지원하는 1A, 10V, 저손실 전압 레귤레이터

제품 상세 정보

Output options Adjustable Output, Fixed Output Iout (max) (A) 1 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.5 Fixed output options (V) 1.5, 1.8, 2.5, 2.7, 2.8, 3, 3.3, 5, 5.5 Rating Catalog Noise (µVrms) 55 PSRR at 100 KHz (dB) 29 Iq (typ) (mA) 0.08 Thermal resistance θJA (°C/W) 33.9, 106.9 Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 2 Dropout voltage (Vdo) (typ) (mV) 230 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 1 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.5 Fixed output options (V) 1.5, 1.8, 2.5, 2.7, 2.8, 3, 3.3, 5, 5.5 Rating Catalog Noise (µVrms) 55 PSRR at 100 KHz (dB) 29 Iq (typ) (mA) 0.08 Thermal resistance θJA (°C/W) 33.9, 106.9 Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 2 Dropout voltage (Vdo) (typ) (mV) 230 Operating temperature range (°C) -40 to 125
HTSSOP (PWP) 20 41.6 mm² 6.5 x 6.4 SOIC (D) 8 29.4 mm² 4.9 x 6
  • 1 A Low-Dropout Voltage Regulator
  • Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
  • Dropout Voltage Down to 230 mV at 1 A (TPS76750)
  • Ultralow 85 µA Typical Quiescent Current
  • Fast Transient Response
  • 2% Tolerance Over Specified Conditions for Fixed-Output Versions
  • Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
  • 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
  • Thermal Shutdown Protection

All trademarks are the property of their respective owners.

  • 1 A Low-Dropout Voltage Regulator
  • Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
  • Dropout Voltage Down to 230 mV at 1 A (TPS76750)
  • Ultralow 85 µA Typical Quiescent Current
  • Fast Transient Response
  • 2% Tolerance Over Specified Conditions for Fixed-Output Versions
  • Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
  • 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
  • Thermal Shutdown Protection

All trademarks are the property of their respective owners.

This device is designed to have a fast transient response and be stable with 10 µF low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically
230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically
85 µA over the full range of output current, 0 mA to
1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 1 µA at TJ = 25°C.

The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in 8-pin SOIC and 20-pin PWP packages.

This device is designed to have a fast transient response and be stable with 10 µF low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically
230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically
85 µA over the full range of output current, 0 mA to
1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 1 µA at TJ = 25°C.

The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in 8-pin SOIC and 20-pin PWP packages.

다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 유사한 기능
TLV767 활성 조정 가능 및 고정 출력, 1A, 16V, 양극 전압 저손실(LDO) 선형 레귤레이터 A high-accuracy, 1-A LDO regulator with low IQ & foldback current limit

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
6개 모두 보기
유형 직함 날짜
* Data sheet TPS767xxQ Fast-Transient-Response 1-A Low-Dropout Linear Regulators datasheet (Rev. J) PDF | HTML 2015/08/06
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020/08/18
Application note PowerPAD™ Thermally Enhanced Package (Rev. H) 2018/07/06
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017/08/09
User guide Voltage-Controlled Amplifier Evaluation Kit 2008/08/25
Application note Power Supply Sequencing Solutions for Dual Supply Voltage DSPs (Rev. A) 2000/07/05

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

TPS76701Q PSpice Transient Model

SLVMB35.ZIP (89 KB) - PSpice Model
시뮬레이션 모델

TPS76701Q Unencrypted PSpice Transient Model

SLVMB34.ZIP (3 KB) - PSpice Model
시뮬레이션 모델

TPS76715Q PSpice Transient Model

SLVMB13.ZIP (83 KB) - PSpice Model
시뮬레이션 모델

TPS76715Q Unencrypted PSpice Transient Model

SLVMB12.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76718Q PSpice Transient Model

SLVMB24.ZIP (80 KB) - PSpice Model
시뮬레이션 모델

TPS76718Q Unencrypted PSpice Transient Model

SLVMB25.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76725Q PSpice Transient Model

SLVMB20.ZIP (80 KB) - PSpice Model
시뮬레이션 모델

TPS76725Q Unencrypted PSpice Transient Model

SLVMB21.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76727Q PSpice Transient Model

SLVMB16.ZIP (80 KB) - PSpice Model
시뮬레이션 모델

TPS76727Q Unencrypted PSpice Transient Model

SLVMB17.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76728Q PSpice Transient Model

SLVMB18.ZIP (83 KB) - PSpice Model
시뮬레이션 모델

TPS76728Q Unencrypted PSpice Transient Model

SLVMB19.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76730Q PSpice Transient Model

SLVMB27.ZIP (83 KB) - PSpice Model
시뮬레이션 모델

TPS76730Q Unencrypted PSpice Transient Model

SLVMB26.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76733Q PSpice Transient Model

SLVMB15.ZIP (78 KB) - PSpice Model
시뮬레이션 모델

TPS76733Q Unencrypted PSpice Transient Model

SLVMB14.ZIP (2 KB) - PSpice Model
시뮬레이션 모델

TPS76750Q PSpice Transient Model

SLVMB23.ZIP (81 KB) - PSpice Model
시뮬레이션 모델

TPS76750Q Unencrypted PSpice Transient Model

SLVMB22.ZIP (2 KB) - PSpice Model
레퍼런스 디자인

TIDA-00078 — I/Q 보정이 지원되는 다이렉트 다운 컨버전 시스템

The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00075 — 광대역 및 고전압 임의 파형 제너레이터 프론트 엔드

이 디자인은 DAC5682Z의 전류 싱크 출력과 액티브 인터페이스를 사용하는 방법을 보여줍니다. 이를 위한 일반적인 애플리케이션으로는 임의 파형 제너레이터용 프론트 엔드가 있습니다. EVM에는 디지털-아날로그 변환을 위한 DAC5682Z, 광대역 연산 증폭기를 사용하여 액티브 인터페이스 구현을 시연하기 위한 OPA695와 THS3091 및 THS3095가 포함되어 있어 넓은 전압 스윙을 지원하는 연산 증폭기를 표시합니다. 또한 보드에 클록 생성을 위한 CDCM7005, VCXO 및 레퍼런스와 전압 조정을 위한 선형 레귤레이터가 (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00074 — 광대역 RF-디지털 복합 리시버-피드백 신호 체인

This is a wideband complex-receiver reference design and evaluation platform that is ideally suited for use as a feedback receiver for transmitter digital predistortion. The EVM signal chain is ideal for high intermediate-frequency (IF) complex-feedback applications and contains a complex (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00073 — 듀얼 광대역 RF-디지털 리시버 설계

The TSW1265EVM is an example design of a wideband RF to digital dual receiver solution capable of digitizing up to 125MHz of spectrum. The system provides a reference on how to use the ADS4249, LMH6521, LMK0480x, and a dual mixer to achieve this.  This reference EVEM coupled with a capture (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00068 — DPD 피드백 경로를 사용한 기지국 트랜시버

The design is for a small cell base station development platform.  It provides two real receive paths, two complex transmit paths, and a shared real feedback path.  This design has macro basestation performance, but with small cell base station footprint.  The current design handles (...)
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
HTSSOP (PWP) 20 Ultra Librarian
SOIC (D) 8 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상