인터페이스 기타 인터페이스

TSB41BA3A-EP

활성

EP(Enhanced Product) IEEE 1394b 3포트 케이블 트랜시버/아비터

제품 상세 정보

Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 105
Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 105
HTQFP (PFP) 80 196 mm² 14 x 14
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 110°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Fully Supports Provisions of IEEE 1394b-2002 at S100, S100B, S200, S200B,
    S400, and S400B Signaling Rates (B Signifies 1394b Signaling)
  • Fully Supports Provisions of IEEE 1394a-2000 and 1394-1995 Standards for
    High-Performance Serial Bus
  • Fully Interoperable With Firewire™, DTVLink, SB1394, DishWire, and i.LINK™
    Implementation of IEEE Std 1394
  • Provides Three Fully Backward Compatible, (1394a-2000 Fully Compliant)
    Bilingual 1394b Cable Ports at 400 Megabits per Second (Mbps)
  • Same Three Fully Backward Compatible Ports Are 1394a-2000 Fully Compliant
    Cable Ports at 100/200/400 Mbps
  • Full 1394a-2000 Support Includes:
    • Connection Debounce
    • Arbitrated Short Reset
    • Multispeed Concatenation
    • Arbitration Acceleration
    • Fly-By Concatenation
    • Port Disable/Suspend/Resume
    • Extended Resume Signaling for Compatibility With Legacy DV Devices
  • Power-Down Features to Conserve Energy in Battery Powered Applications
  • Low-Power Automotive Sleep Mode Support
  • Fully Compliant With Open Host Controller Interface (OHCI) Requirements
  • Cable Power Presence Monitoring
  • Cable Ports Monitor Line Conditions for Active Connection to Remote Node
  • Register Bits Give Software Control of Contender Bit, Power Class Bits, Link
    Active Control Bit, and 1394a-2000 Features
  • Data Interface to Link-Layer Controller Pin-Selectable From 1394a-2000 Mode
    (2/4/8 Parallel Bits at 49.152 MHz) or 1394b Mode (8 Parallel Bits at 98.304 MHz)
  • Interface to Link-Layer Controller Supports Low-Cost Texas Instruments Bus-Holder
    Isolation
  • Interoperable With Link-Layer Controllers Using 3.3-V Supplies
  • Interoperable With Other 1394 Physical Layers (PHYs) Using 1.8-V, 3.3-V, and 5-V
    Supplies
  • Low-Cost 49.152-MHz Crystal Provides Transmit and Receive Data at 100/200/400 Mbps
    and Link-Layer Controller Clock at 49.152 MHz and 98.304 MHz
  • Separate Bias (TPBIAS) for Each Port
  • Low-Cost, High-Performance, 80-Pin TQFP (PFP) Thermally Enhanced Package
  • Software Device Reset (SWR)
  • Fail-Safe Circuitry Senses Sudden Loss of Power to the Device and Disables the Ports
    to Ensure That the TSB41BA3A-EP Does Not Load the TPBIAS of Any Connected Device and
    Blocks Any Leakage From the Port Back to Power Plane
  • 1394a-2000-Compliant Common-Mode Noise Filter on the Incoming Bias Detect
    Circuit to Filter Out Cross-Talk Noise
  • Cable/Transceiver Hardware Speed and Port Mode Are Selectable by Pin States
  • Supports Connection to CAT5 Cable Transceiver by Allowing Ports to be Forced
    to Beta-Only S100 Mbps
  • Supports Connection to S200 Plastic Optical Fiber Transceivers by Allowing
    Ports to be Forced to 1394b Beta-Only S200 Mbps and Beta-Only S100 Mbps
  • Optical Signal Detect Input for All Ports in Beta Mode Enables Connection to Optical
    Transceivers
  • Supports Use of 1394a Connectors by Allowing Ports 1 and 2 to Be Forced to 1394a-Only Mode

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
FireWire is a trademark of Apple Computer, Inc.
PowerPAD is a trademark of Texas Instruments.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 110°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Fully Supports Provisions of IEEE 1394b-2002 at S100, S100B, S200, S200B,
    S400, and S400B Signaling Rates (B Signifies 1394b Signaling)
  • Fully Supports Provisions of IEEE 1394a-2000 and 1394-1995 Standards for
    High-Performance Serial Bus
  • Fully Interoperable With Firewire™, DTVLink, SB1394, DishWire, and i.LINK™
    Implementation of IEEE Std 1394
  • Provides Three Fully Backward Compatible, (1394a-2000 Fully Compliant)
    Bilingual 1394b Cable Ports at 400 Megabits per Second (Mbps)
  • Same Three Fully Backward Compatible Ports Are 1394a-2000 Fully Compliant
    Cable Ports at 100/200/400 Mbps
  • Full 1394a-2000 Support Includes:
    • Connection Debounce
    • Arbitrated Short Reset
    • Multispeed Concatenation
    • Arbitration Acceleration
    • Fly-By Concatenation
    • Port Disable/Suspend/Resume
    • Extended Resume Signaling for Compatibility With Legacy DV Devices
  • Power-Down Features to Conserve Energy in Battery Powered Applications
  • Low-Power Automotive Sleep Mode Support
  • Fully Compliant With Open Host Controller Interface (OHCI) Requirements
  • Cable Power Presence Monitoring
  • Cable Ports Monitor Line Conditions for Active Connection to Remote Node
  • Register Bits Give Software Control of Contender Bit, Power Class Bits, Link
    Active Control Bit, and 1394a-2000 Features
  • Data Interface to Link-Layer Controller Pin-Selectable From 1394a-2000 Mode
    (2/4/8 Parallel Bits at 49.152 MHz) or 1394b Mode (8 Parallel Bits at 98.304 MHz)
  • Interface to Link-Layer Controller Supports Low-Cost Texas Instruments Bus-Holder
    Isolation
  • Interoperable With Link-Layer Controllers Using 3.3-V Supplies
  • Interoperable With Other 1394 Physical Layers (PHYs) Using 1.8-V, 3.3-V, and 5-V
    Supplies
  • Low-Cost 49.152-MHz Crystal Provides Transmit and Receive Data at 100/200/400 Mbps
    and Link-Layer Controller Clock at 49.152 MHz and 98.304 MHz
  • Separate Bias (TPBIAS) for Each Port
  • Low-Cost, High-Performance, 80-Pin TQFP (PFP) Thermally Enhanced Package
  • Software Device Reset (SWR)
  • Fail-Safe Circuitry Senses Sudden Loss of Power to the Device and Disables the Ports
    to Ensure That the TSB41BA3A-EP Does Not Load the TPBIAS of Any Connected Device and
    Blocks Any Leakage From the Port Back to Power Plane
  • 1394a-2000-Compliant Common-Mode Noise Filter on the Incoming Bias Detect
    Circuit to Filter Out Cross-Talk Noise
  • Cable/Transceiver Hardware Speed and Port Mode Are Selectable by Pin States
  • Supports Connection to CAT5 Cable Transceiver by Allowing Ports to be Forced
    to Beta-Only S100 Mbps
  • Supports Connection to S200 Plastic Optical Fiber Transceivers by Allowing
    Ports to be Forced to 1394b Beta-Only S200 Mbps and Beta-Only S100 Mbps
  • Optical Signal Detect Input for All Ports in Beta Mode Enables Connection to Optical
    Transceivers
  • Supports Use of 1394a Connectors by Allowing Ports 1 and 2 to Be Forced to 1394a-Only Mode

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
FireWire is a trademark of Apple Computer, Inc.
PowerPAD is a trademark of Texas Instruments.

The TSB41BA3A-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3A-EP interfaces with a link-layer controller (LLC), such as the TSB82AA2, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, or TSB12LV01C. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.

The TSB41BA3A-EP is powered by a single 3.3-V supply. The core voltage supply is supplied by an internal voltage regulator to the PLLVDD-CORE and DVDD-CORE terminals. To protect the phase-locked loop (PLL) from noise, the PLLVDD-CORE terminals must be separately decoupled from the DVDD-CORE terminals. The PLLVDD-CORE terminals are decoupled with 1-µF and smaller decoupling capacitors and the DVDD-CORE terminals are separately decoupled with 1-µF and smaller decoupling capacitors. The separation between DVDD-CORE and PLLVDD-CORE must be implemented by separate power supply rails or planes.

The TSB41BA3A-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3A-EP interfaces with a link-layer controller (LLC), such as the TSB82AA2, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, or TSB12LV01C. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.

The TSB41BA3A-EP is powered by a single 3.3-V supply. The core voltage supply is supplied by an internal voltage regulator to the PLLVDD-CORE and DVDD-CORE terminals. To protect the phase-locked loop (PLL) from noise, the PLLVDD-CORE terminals must be separately decoupled from the DVDD-CORE terminals. The PLLVDD-CORE terminals are decoupled with 1-µF and smaller decoupling capacitors and the DVDD-CORE terminals are separately decoupled with 1-µF and smaller decoupling capacitors. The separation between DVDD-CORE and PLLVDD-CORE must be implemented by separate power supply rails or planes.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
7개 모두 보기
유형 직함 날짜
* Data sheet IEEE 1394b Three-Port Cable Transceiver/Arbiter. datasheet (Rev. B) 2011/05/31
* Errata TSB41BA3/A Errata (Rev. A) 2005/12/16
* VID TSB41BA3A-EP VID V6203670 2016/06/21
* VID TSB41BA3A-EP VID V6203670 2016/06/21
* Radiation & reliability report TSB41BA3ATPFPEP Reliability Report 2016/02/09
Application note Electrical Overstress Damage of TI 1394 PHY Devices (Rev. A) 2008/07/11
Application note IEEE 1394 EMI Board Design and Layout Guidelines 2002/07/31

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
HTQFP (PFP) 80 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상