DS90CR485

現行

133-MHz 48 位元通道鏈路串聯器

產品詳細資料

Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
QFP (NEZ) 100 256 mm² 16 x 16
  • Up to 6.384-Gbps Throughput
  • 66-MHz to 133-MHz Input Clock Support
  • Reduces Cable and Connector Size and Cost
  • Pre‐Emphasis Reduces Cable Loading Effects
  • DC Balance Reduces ISI Distortion
  • 24-Bit Double Edge Inputs
  • 3-V Tolerant LVCMOS/LVTTL Inputs
  • Low Power, 2.5-V Supply
  • Flow-Through Pinout
  • 100-Pin TQFP Package
  • Conforms With TIA/EIA‐644-A LVDS Standard
  • Up to 6.384-Gbps Throughput
  • 66-MHz to 133-MHz Input Clock Support
  • Reduces Cable and Connector Size and Cost
  • Pre‐Emphasis Reduces Cable Loading Effects
  • DC Balance Reduces ISI Distortion
  • 24-Bit Double Edge Inputs
  • 3-V Tolerant LVCMOS/LVTTL Inputs
  • Low Power, 2.5-V Supply
  • Flow-Through Pinout
  • 100-Pin TQFP Package
  • Conforms With TIA/EIA‐644-A LVDS Standard

The DS90CR485 device serializes the 24 LVCMOS/LVTTL double-edge inputs (48 bits data latched in per clock cycle) onto eight Low Voltage Differential Signaling (LVDS) streams. A phase-locked transmit clock is also in parallel with the data streams over a 9th LVDS link. The reduction of the wide TTL bus to a few LVDS lines reduces cable and connector size and cost. The double-edge input strobes data on both the rising and falling edges of the clock. This minimizes the pin count required and simplifies PCB routing between the host chip and the serializer.

This chip can help resolve EMI and interconnect size problems for high throughput point-to-point applications.

The DS90CR485 is compatible with the DS90CR486 Channel-Link receiver. The device is also backward-compatible with other Channel-Link receivers such as the DS90CR482 and DS90CR484.

The DS90CR485 device serializes the 24 LVCMOS/LVTTL double-edge inputs (48 bits data latched in per clock cycle) onto eight Low Voltage Differential Signaling (LVDS) streams. A phase-locked transmit clock is also in parallel with the data streams over a 9th LVDS link. The reduction of the wide TTL bus to a few LVDS lines reduces cable and connector size and cost. The double-edge input strobes data on both the rising and falling edges of the clock. This minimizes the pin count required and simplifies PCB routing between the host chip and the serializer.

This chip can help resolve EMI and interconnect size problems for high throughput point-to-point applications.

The DS90CR485 is compatible with the DS90CR486 Channel-Link receiver. The device is also backward-compatible with other Channel-Link receivers such as the DS90CR482 and DS90CR484.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet DS90CR485 133-MHz, 48-Bit Channel Link Serializer (6.384 Gbps) datasheet (Rev. E) 2019年 9月 10日
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 2018年 11月 9日
EVM User's guide 48-bit Channel Link Serializer Deserializer Evaluation Board 133MHz 2012年 1月 26日
Design guide Channel Link I Design Guide 2007年 3月 29日
Application note Multi-Drop Channel-Link Operation 2004年 10月 4日
White paper The Many Flavors of LVDS 2002年 2月 1日
Application note CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications 1998年 10月 5日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

DS90CR485 IBIS Model

SNLM043.ZIP (7 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
QFP (NEZ) 100 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片