首頁 介面 RS-485 & RS-422 收發器
首頁
介面
RS-485 & RS-422 收發器

SN65HVD179

現行

5 V 全雙工 RS-485/RS-422 驅動器和平衡接收器

立即訂購
產品規格表

SN65HVD179

現行
產品規格表 立即訂購

產品詳細資料

Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2700 Rating Catalog Operating temperature range (°C) -40 to 85
Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2700 Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Designed for INTERBUS Applications
  • Balanced Receiver Thresholds
  • 1/2 Unit-Load (up to 64 nodes on the bus)
  • Bus-Pin ESD Protection 15 kV HBM
  • Bus-Fault Protection of -7V to 12V
  • Thermal Shutdown Protection
  • Power-Up/Down Glitch-free Bus Inputs and Outputs
  • Designed for RS-422 and RS-485 Networks
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnections
    • Electronic Security Stations
    • Industrial, Process, and Building Automation
    • Point-of-Sale (POS) Terminals and Networks
    • DTE/DCE Interfaces
  • Designed for INTERBUS Applications
  • Balanced Receiver Thresholds
  • 1/2 Unit-Load (up to 64 nodes on the bus)
  • Bus-Pin ESD Protection 15 kV HBM
  • Bus-Fault Protection of -7V to 12V
  • Thermal Shutdown Protection
  • Power-Up/Down Glitch-free Bus Inputs and Outputs
  • Designed for RS-422 and RS-485 Networks
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnections
    • Electronic Security Stations
    • Industrial, Process, and Building Automation
    • Point-of-Sale (POS) Terminals and Networks
    • DTE/DCE Interfaces

The SN65HVD179 is a differential line driver and differential-input line receiver that operates with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The differential bus driver and receiver are monolithic, integrated circuits designed for full-duplex bi-directional data communication on multipoint bus-transmission lines at signaling rates(1) up to 25 Mbps. The SN65HVD179 is fully enabled with no external enabling pins.

The 1/2 unit load receiver has a high receiver input resistance. This results in lower bus leakage currents over the common-mode voltage range, and reduces the total amount of current that a 485 driver is forced to source or sink when transmitting.

The balanced differential receiver input threshold makes the SN65HVD179 fully compatible with fieldbus requirements that define an external failsafe structure.

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65HVD179 is a differential line driver and differential-input line receiver that operates with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The differential bus driver and receiver are monolithic, integrated circuits designed for full-duplex bi-directional data communication on multipoint bus-transmission lines at signaling rates(1) up to 25 Mbps. The SN65HVD179 is fully enabled with no external enabling pins.

The 1/2 unit load receiver has a high receiver input resistance. This results in lower bus leakage currents over the common-mode voltage range, and reduces the total amount of current that a 485 driver is forced to source or sink when transmitting.

The balanced differential receiver input threshold makes the SN65HVD179 fully compatible with fieldbus requirements that define an external failsafe structure.

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
filter 尋找其它 RS-485 & RS-422 收發器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
THVD1551 現行 具 ±18kV IEC ESD 防護的 5V RS-485 收發器 Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet 5-V Full-Duplex RS-485/RS-422 Driver and Balanced Receiver datasheet (Rev. C) 2008年 7月 16日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN65HVD179 IBIS Model

SLLC305.ZIP (11 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片