Startseite Schnittstelle HDMI-, DisplayPort- und MIPI-ICs

TFP401A

AKTIV

TMDS-DVI-Empfänger/Deserializer, 165 MHz, mit HSYNC und integrierter Panelbus™-Schaltung

Produktdetails

Type Bridge Protocols DVI, HDMI Rating Catalog Speed (max) (Gbpp) 3.96 Supply voltage (V) 3.3 Operating temperature range (°C) 0 to 70
Type Bridge Protocols DVI, HDMI Rating Catalog Speed (max) (Gbpp) 3.96 Supply voltage (V) 3.3 Operating temperature range (°C) 0 to 70
HTQFP (PZP) 100 256 mm² 16 x 16
  • Supports pixel rates up to 165 MHz (including 1080p and WUXGA at 60 Hz)
  • Digital visual interface (DVI) specification compliant (1)
  • True-color, 24-bit/pixel, 16.7M colors at 1 or 2 pixels per clock
  • Laser trimmed internal termination resistors for optimum fixed impedance matching
  • Skew tolerant up to one pixel-clock cycle
  • 4× oversampling
  • Reduced power consumption – 1.8-V core operation with 3.3-V I/Os and supplies (2)
  • Reduced ground bounce using time-staggered pixel outputs
  • Low noise and good power dissipation using TI PowerPAD™ packaging
  • Advanced technology using TI 0.18-µm EPIC-5 CMOS process
  • TFP401A incorporates HSYNC jitter immunity (3)

(1)The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TPF401 and TFP401A are compliant with the DVI Specification Rev. 1.0.

(2)The TFP401/401A has an internal voltage regulator that provides the 1.8-V core power supply from the external 3.3-V supplies.

(3)The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.

  • Supports pixel rates up to 165 MHz (including 1080p and WUXGA at 60 Hz)
  • Digital visual interface (DVI) specification compliant (1)
  • True-color, 24-bit/pixel, 16.7M colors at 1 or 2 pixels per clock
  • Laser trimmed internal termination resistors for optimum fixed impedance matching
  • Skew tolerant up to one pixel-clock cycle
  • 4× oversampling
  • Reduced power consumption – 1.8-V core operation with 3.3-V I/Os and supplies (2)
  • Reduced ground bounce using time-staggered pixel outputs
  • Low noise and good power dissipation using TI PowerPAD™ packaging
  • Advanced technology using TI 0.18-µm EPIC-5 CMOS process
  • TFP401A incorporates HSYNC jitter immunity (3)

(1)The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TPF401 and TFP401A are compliant with the DVI Specification Rev. 1.0.

(2)The TFP401/401A has an internal voltage regulator that provides the 1.8-V core power supply from the external 3.3-V supplies.

(3)The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.

The Texas Instruments TFP401 and TFP401A are TI PanelBus™ flat-panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401/401A finds applications in any design requiring high-speed digital interface.

The TFP401 and TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true-color pixel format. The TFP401 and TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time-staggered pixel outputs for reduced ground bounce.

PowerPAD advanced packaging technology results in best-of-class power dissipation, footprint, and ultralow ground inductance.

The TFP401 and TFP401A combines PanelBus circuit innovation with TI’s advanced 0.18-µm EPIC-5 CMOS process technology, along with TI PowerPAD package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.

The Texas Instruments TFP401 and TFP401A are TI PanelBus™ flat-panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401/401A finds applications in any design requiring high-speed digital interface.

The TFP401 and TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true-color pixel format. The TFP401 and TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time-staggered pixel outputs for reduced ground bounce.

PowerPAD advanced packaging technology results in best-of-class power dissipation, footprint, and ultralow ground inductance.

The TFP401 and TFP401A combines PanelBus circuit innovation with TI’s advanced 0.18-µm EPIC-5 CMOS process technology, along with TI PowerPAD package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 7
Typ Titel Datum
* Data sheet TFP401x TI PanelBus Digital Receiver datasheet (Rev. H) PDF | HTML 25 Mär 2022
* Errata TFP101(A), TFP201(A), TFP401(A) Errata 11 Nov 2003
* Errata TFP101/A, TFP201/A, TFP401/A, TFP403 Data Sheet Errata 27 Jun 2003
Application note TFPxxx FAQ (Rev. A) 02 Mai 2019
Application note How to Bridge HDMI/DVI to LVDS/OLDI (Rev. C) 07 Jun 2018
Application note PanelBus TFP401/401A Design Notes 18 Mär 2003
Application note TFP101/201/401(A) 2Pix/Clk Output Mode 18 Mär 2003

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
HTQFP (PZP) 100 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos