DS100MB203
- 10.3125 Gbps Dual Lane 2:1 Mux, 1:2 Switch or
Fan-Out - Low 390 mW Total Power (Typical)
- Advanced Signal Conditioning Features:
- Receive Equalization Up to 36 dB at 5 GHz
- Transmit De-Emphasis Up to –12 dB
- Transmit Output Voltage Control: 600 mV to
1300 mV
- Programmable Through Pin Selection, EEPROM
or SMBus Interface - Selectable 2.5-V or 3.3-V Supply Voltage
- –40°C to 85°C Operating Temperature Range
The DS100MB203 device is a dual port 2:1 multiplexer and 1:2 switch or fan-out buffer with signal conditioning suitable for 10GE, 10G-KR (802.3ap), Fibre Channel, PCIe, Infiniband, SATA3/SAS2 and other high-speed bus applications with data rates up to 10.3125 Gbps.
The continuous time linear equalizer (CTLE) of the receiver provides necessary boost to compensate up to 40” FR-4 or 10m cable (AWG-24) at 10.3125 Gbps - This on-chip feature eliminates the need for external signal conditioners. The transmitter features a programmable amplitude voltage levels to be selectable from 600 mVp-p to 1300 mVp-p and De-Emphasis of up to 12 dB.
The DS100MB203 can be configured to support PCIe, SAS/SATA, 10G-KR or other signaling protocols. When operating in 10G-KR and PCIe Gen-3 mode, the DS100MB203 transparently allows the host controller and the end point to optimize the full link and negotiate transmit equalizer coefficients. This seamless management of the link training protocol ensures system level interoperability with minimum latency.
The programmable settings can be applied through pin settings, SMBus (I2C) protocol or loaded directly from an external EEPROM. When operating in the EEPROM mode, the configuration information is automatically loaded on power up, which eliminates the need for an external microprocessor or software driver.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | DS100MB203 10.3125 Gbps Dual Lane 2:1/1:2 Mux/Buffer With Equalization and De-Emphasis datasheet (Rev. D) | PDF | HTML | 2016/01/19 |
| Application note | Extend reach with Ethernet Redrivers and Retimers for 10G-12.5G Applications (Rev. A) | 2023/01/31 | ||
| Application note | Understanding EEPROM Programming for High Speed Repeaters and Mux Buffers | 2014/10/09 | ||
| User guide | DS100MB203EVK User's Guide | 2012/10/17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DS100MB203EVK — 듀얼 레인 2:1/1:2 Mux/버퍼 SMA 평가 키트
The DS100MB203EVK is a dual Lane 2:1/1:2 Mux/Buffer SMA evaluation kit. It provides a complete high bandwidth platform to evaluate the signal integrity and signal conditioning features of the DS100MB203SQ – 10.3125 Gbps Dual Lane 2:1/1:2 Mux/Buffer with Equalization and De-Emphasis.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WQFN (NJY) | 54 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.