LM5134
- 7.6-A and 4.5-A Peak Sink and Source Drive
Current for Main Output - 820-mA and 660-mA Peak Sink and Source
Current for PILOT Output - 4-V to 12.6-V Single-Power Supply
- Matching Delay Time Between Inverting and Non-
Inverting Inputs - TTL/CMOS Logic Inputs
- Up to 14-V Logic Inputs (Regardless of VDD
Voltage) - –40°C to 125°C Junction Temperature Range
The LM5134 is a high-speed single low-side driver capable of sinking and sourcing 7.6-A and 4.5-A peak currents. The LM5134 has inverting and noninverting inputs that give the user greater flexibility in controlling the FET. The LM5134 features one main output, OUT, and an extra gate drive output, PILOT. The PILOT pin logic is complementary to the OUT pin, and can be used to drive a small MOSFET located close to the main power FET. This configuration minimizes the turnoff loop and reduces the consequent parasitic inductance. It is particularly useful for driving high-speed FETs or multiple FETs in parallel. The LM5134 is available in the 6-pin SOT-23 package and the 6-pin WSON package with an exposed pad to aid thermal dissipation.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | LM5134 Single 7.6-A Peak Current Low-Side Gate Driver With a PILOT Output datasheet (Rev. C) | PDF | HTML | 2015/10/12 |
| Application note | Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs | PDF | HTML | 2024/01/22 | |
| Application note | Using a Single-Output Gate-Driver for High-Side or Low-Side Drive (Rev. B) | PDF | HTML | 2023/09/08 | |
| Application note | Benefits of a Compact, Powerful, and Robust Low-Side Gate Driver | PDF | HTML | 2021/11/10 | |
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/02/28 | ||
| Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 2020/02/28 | ||
| Application brief | How to overcome negative voltage transients on low-side gate drivers' inputs | 2019/01/18 | ||
| More literature | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 2018/10/29 | ||
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018/06/25 | ||
| Application brief | Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole | 2018/03/16 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOT-23 (DBV) | 6 | Ultra Librarian |
| WSON (NGG) | 6 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.