패키징 정보
패키지 | 핀 SOIC (D) | 16 |
작동 온도 범위(°C) -40 to 85 |
패키지 수량 | 캐리어 2,500 | LARGE T&R |
SN65LVDS050의 주요 특징
- Meets or Exceeds the Requirements of ANSI
TIA/EIA-644-1995 Standard - Full-Duplex Signaling Rates up to 150 Mbps
- Bus-Pin ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical
Output Voltages of 350 mV and a 100-Ω Load - Propagation Delay Times
- Driver: 1.7 ns Typical
- Receiver: 3.7 ns Typical
- Power Dissipation at 200 MHz
- Driver: 25 mW Typical
- Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With
VCC < 1.5 V - Receiver Has Open-Circuit Fail Safe
SN65LVDS050에 대한 설명
The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 devices are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644 standard-compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100-Ω load and receipt of 100-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.
These devices offer various driver, receiver, and enabling combinations in industry-standard footprints. Because these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state but rather disconnects the input and reduces the quiescent power used by the device. For these functions with a high-impedance driver output, see the SN65LVDM series of devices. All devices are characterized for operation from –40°C to 85°C.