홈 전원 관리 선형 및 저손실(LDO) 레귤레이터
홈
전원 관리
선형 및 저손실(LDO) 레귤레이터

TPS74401

활성

3A, 낮은 입력 전압(0.8V), 저잡음, 높은 PSRR, 조정 가능 초저손실 전압 레귤레이터

지금 주문
데이터 시트

TPS74401

활성
데이터 시트 지금 주문

제품 상세 정보

Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Rating Catalog Noise (µVrms) 13 PSRR at 100 KHz (dB) 50 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Rating Catalog Noise (µVrms) 13 PSRR at 100 KHz (dB) 50 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
TO-263 (KTW) 7 153.924 mm² 10.1 x 15.24 VQFN (RGR) 20 12.25 mm² 3.5 x 3.5 VQFN (RGW) 20 25 mm² 5 x 5
  • Input voltage range: 1.1V to 5.5V
  • Adjustable start-up in-rush control
  • 1% accuracy over line, load, and temperature

  • VBIAS permits low VIN operation with good transient response

  • Adjustable output: 0.8V to 3.6V
  • Ultra-low dropout:
    • 115mV (typical) (legacy chip) at 3.0A
    • 120mV (typical) (new chip) at 3.0A
  • Stable with any or no output capacitor (legacy chip)

  • Stable with any output capacitor ≥2.2µF (new chip)

  • Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies
  • Packages:
    • 5mm × 5mm × 1mm VQFN (RGW)
    • 3.5mm × 3.5mm VQFN (RGR), and DDPAK-7 (legacy chip only)
  • Input voltage range: 1.1V to 5.5V
  • Adjustable start-up in-rush control
  • 1% accuracy over line, load, and temperature

  • VBIAS permits low VIN operation with good transient response

  • Adjustable output: 0.8V to 3.6V
  • Ultra-low dropout:
    • 115mV (typical) (legacy chip) at 3.0A
    • 120mV (typical) (new chip) at 3.0A
  • Stable with any or no output capacitor (legacy chip)

  • Stable with any output capacitor ≥2.2µF (new chip)

  • Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies
  • Packages:
    • 5mm × 5mm × 1mm VQFN (RGW)
    • 3.5mm × 3.5mm VQFN (RGR), and DDPAK-7 (legacy chip only)

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management option for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. Complete flexibility lets the user configure a plan that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The device is stable without an output capacitor (legacy chip) or with any type of capacitor ≥ 2.2µF (new chip). The device is fully specified from TJ = –40°C to 125°C.

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management option for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. Complete flexibility lets the user configure a plan that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The device is stable without an output capacitor (legacy chip) or with any type of capacitor ≥ 2.2µF (new chip). The device is fully specified from TJ = –40°C to 125°C.

filter 기타 선형 및 저손실(LDO) 레귤레이터 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
TPS74901 활성 전원 양호 및 활성화를 지원하는 3A, 낮은 입력 전압(0.8V), 조정 가능 초저손실 전압 레귤레이터 3-A, low-VIN (0.8 V), adjustable ultra-low-dropout voltage regulator with Power-Good & enable

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
16개 모두 보기
유형 직함 날짜
* Data sheet TPS74401 3.0A, Ultra-LDO With Programmable Soft-Start datasheet (Rev. S) PDF | HTML 2024/11/15
White paper Demystifying LDO Turn-On (startup) Time PDF | HTML 2024/10/05
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020/08/18
Application note Using Thermal Calculation Tools for Analog Components (Rev. A) 2019/08/30
Application note A Topical Index of TI LDO Application Notes (Rev. F) 2019/06/27
Selection guide Low Dropout Regulators Quick Reference Guide (Rev. P) 2018/03/21
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017/08/09
Analog Design Journal 4Q 2012 Issue Analog Applications Journal 2012/09/25
Analog Design Journal LDO noise examined in detail 2012/09/25
Application note Power Solution Using Discrete DC/DC Converters and LDOs (Rev. B) 2010/08/26
Application note Power Ref Design for TMS320C6472, 12-Vin Digital Pwr Cntrlrs, and LDOs (Rev. A) 2010/05/24
Application note Pwr Ref Design f/'C6472 12-Vin Digital Pwr Controllers and LDOs 2010/04/28
Application note 'C6472 12Vin Flexible Pwr Design Using DCDC Controllers and LDOs (8x C6472) 2010/03/26
Application note Using New Thermal Metrics 2009/12/15
Analog Design Journal A 3-A, 1.2-Vout linear regulator with 80% efficiency and Plost < 1W 2006/10/10
EVM User's guide TPS74x01EVM-118 User's Guide 2006/06/20

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

DAC38RF80EVM — DAC38RF80 듀얼 채널, 14비트, 9GSPS, 6x-24x 보간, 6 & 9GHz PLL DAC 평가 모듈

The DAC38RF80EVM is the circuit board for evaluating DAC38RF80/84/90 digital-to-analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate. It is designed to work with the FPGA-based pattern generator card TSW14J56EVM (Rev B and up). The (...)

사용 설명서: PDF
TI.com에서 구매 불가
평가 보드

DAC38RF82EVM — DAC38RF82 듀얼 채널, 14비트, 9GSPS, 1x-24x 보간, 6 & 9GHz PLL DAC 평가 모듈

The DAC38RF82EVM is the circuit board for evaluating DAC38RF82/83/85/93 digital to analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9GSPS sampling rate and it is designed to work with the TSW14J56 EVM. The available FMC connector also makes it possible to (...)
사용 설명서: PDF
TI.com에서 구매 불가
평가 보드

DAC38RF89EVM — DAC38RF89 듀얼 채널, 14비트, 8.4GSPS, 1x-24x 보간, 5 & 7.5GHz PLL DAC 평가 모듈

The DAC38RF89 evaluation module (EVM) is the circuit board for evaluating DAC38RF89 digital-to-analog converters (DACs). The DAC38RFEVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate and is designed to work with the TSW14J56EVM (Rev B and up). The available FMC (...)

사용 설명서: PDF
TI.com에서 구매 불가
평가 보드

TPS74401EVM-118 — TPS74401 평가 모듈

The TPS74401EVM-118 evaluation module (EVM) is designed to help the user easily evaluate and test the operation and functionality of the TPS74401 LDO linear regulator. The EVM uses the TPS74401, 3 A linear regulator with programmable soft-start and integrated power good (PG). Refer to (...)

사용 설명서: PDF
TI.com에서 구매 불가
시뮬레이션 모델

TPS74401 PSpice Transient Model (Rev. B)

SLIM008B.ZIP (63 KB) - PSpice Model
다운로드
시뮬레이션 모델

TPS74401 TINA-TI DC Reference Design

SLIM010.TSC (120 KB) - TINA-TI Reference Design
다운로드
시뮬레이션 모델

TPS74401 TINA-TI Transient Reference Design

SLIM009.TSC (89 KB) - TINA-TI Reference Design
다운로드
시뮬레이션 모델

TPS74401 TINA-TI Transient Spice Model

SLIM011.ZIP (35 KB) - TINA-TI Spice Model
다운로드
시뮬레이션 모델

TPS74401 Unencrypted PSpice Transient Model

SBVM619.ZIP (3 KB) - PSpice Model
다운로드
회로도

5Vin Solution with 1.5-A Core Supply (Rev. A)

SLVR303A.PDF (196 KB)
다운로드
회로도

Virtex 5 Reference Design 5V input Bus Design

SLVR306.PDF (92 KB)
다운로드
회로도

PMP5149 1

SLVR354.PDF (150 KB)
다운로드
회로도

PMP5149 2

SLVR355.PDF (141 KB)
다운로드
회로도

PMP5149 3

SLVR356.PDF (193 KB)
다운로드
레퍼런스 디자인

TIDA-01215 — RF 샘플링 DAC에서 스퍼 및 위상 잡음 최적화를 위한 전원 공급 장치 레퍼런스 디자인

This reference design provides an efficient power supply scheme to power-up the RF-sampling DAC38RF8x digital-to-analog data converter (DAC) without sacrificing performance and also reduces board area and BOM. The reference design uses both DC/DC switchers and an LDO to power-up the DAC38RF8x (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-01240 — RF 샘플링 S 대역 레이더 트랜스미터 레퍼런스 디자인

Synthesis of waveforms appropriate for an S-band multifunction phased array radar (MPAR) is demonstrated with an RF sampling architecture utilizing the DAC38RF80, a 9GSPS 16-bit digital-to-analog converter (DAC). The RF sampling transmit architecture simplifies the signal chain, bringing the data (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-01084 — 연속 파형 위상 정렬 다중 톤 생성기: DC-6GHz RF 샘플링 DAC 레퍼런스 디자인

The TIDA-01084 reference design demonstrates the use of RF sampling DAC to generate continuous phase-aligned multitone waveforms. With four 48-bit independent NCOs, the 14-bit, 9GSPS DAC38RF83 can generate four CW tones placed anywhere within the first Nyquist zone or up to 6 GHz in the second.

This (...)

Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00352 — SDI 비디오 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00309 — 디스플레이 포트 비디오 4:1 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00270 — 전류 공유 듀얼 LDO

This power supply topology is capable of sourcing 6A via two LDOs operating in parallel. The solution sources current evenly between the two TPS74401’s, each capable of supplying 3A. This design allows for higher currents to be supplied than is typically possible with a single LDO. It also (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00269 — 기가비트 이더넷 링크 애그리게이터 레퍼런스 디자인

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00234 — 2개 이상의 SFP+ 광학 포트가 있는 시스템을 위한 듀얼 채널 XAUI-SFI 레퍼런스 디자인

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00069 — 고속 LVDS 인터페이스 데이터 컨버터에 Altera FPGA를 인터페이스하는 방법에 대한 FPGA 펌웨어 예

This reference design and the associated example Verilog code can be used as a starting point for interfacing Altera FPGAs to Texas Instruments' high-speed LVDS-interface analog-to-digital converters (ADC) and digital-to-analog converters (DAC). The firmware implementation is explained and the (...)
사용 설명서: PDF
회로도: PDF
패키지 핀 CAD 기호, 풋프린트 및 3D 모델
TO-263 (KTW) 7 Ultra Librarian
VQFN (RGR) 20 Ultra Librarian
VQFN (RGW) 20 Ultra Librarian
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상