홈 인터페이스 기타 인터페이스
홈
인터페이스
기타 인터페이스

TSB41BA3F-EP

활성

EP(Enhanced Product) IEEE 1394b 3포트 케이블 트랜시버/아비터

지금 주문
데이터 시트

TSB41BA3F-EP

활성
데이터 시트 지금 주문

제품 상세 정보

Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 110
Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 110
HTQFP (PFP) 80 196 mm² 14 x 14
  • New features (for ports operating in BETA mode): detection of loss-of-scrambler-sync, fast power-on re-connect, fast re-train upon loss-of-sync, fast tone debounce, fast connection (skip tone debounce and speed negotiation) see Section 13.2.3
  • Fully supports provisions of 1394-1995, IEEE 1394a-2000 and IEEE 1394b-2002 at s100, s100b, s200, s200b, s400, and s400b signaling rates (b signifies IEEE 1394b signaling) see Section 13.1
  • Provides three fully backward-compatible, bilingual 1394b at 400-Mbps and 1394a-2000 compliant at 100/200/400-Mbps
  • Full 1394a-2000 support includes: connection debounce, arbitrated short reset, multispeed concatenation, arbitration acceleration, fly-by concatenation, port disable/suspend/resume, extended resume signaling for compatibility with legacy dv devices
  • Fully interoperable with Firewire™, DTVLink, SB1394, DishWire, and i.LINK™ implementation of IEEE std 1394
  • Cable/transceiver hardware speed and port mode are selectable by terminal states
  • Supports connection to CAT5 cable transceiver by setting ports to be beta-only, 400-Mbps-only, 200-Mbps-only or 100-Mbps-only
  • Supports connection to s200 plastic optical fiber transceivers by setting ports to be beta-only, 200-Mbps-only, and 100-Mbps-only
  • Optical signal detect input for all ports in beta mode enables connection to optical transceivers
  • Supports use of 1394a connectors by allowing ports 1 and 2 to be forced to 1394a-only mode
  • PHY-LINK interface selectable from 1394a-2000 mode (2/4/8 bits at 49.152 Mhz) or 1394b mode (8 bits at 98.304 Mhz)
  • Register bits give software control of software device reset, contender bit, power class bits, link active control bit, and 1394a-2000 features
  • Separate bias (tpbias) for each port
  • Cable ports monitor line conditions for active connection to remote node
  • Cable power presence monitoring
  • 1394a-2000-compliant, common-mode noise filter on the incoming bias detect circuit to filter out crosstalk noise
  • Power-down features to conserve energy in battery-powered applications
  • Low-cost 49.152-Mhz crystal provides transmit and receive data at 100/200/400 Mbps and link-layer controller clock at 49.152-Mhz and 98.304-Mhz
  • Interoperable with link-layer controllers using 3.3-V supplies
  • Interoperable with other 1394 physical layers (PHYs) using 1.8-V, 3.3-V, and 5-V supplies
  • Fail-safe circuitry senses sudden loss of power to the device and disables the ports to ensure that the TSB41BA3F-EP does not load the tpbias of any connected device and blocks any leakage from the port back to power plane
  • Supports defense, aerospace, and medical applications:
    • Controlled baseline
    • One assembly/test site
    • One fabrication site
    • Extended product life cycle
    • Extended product-change notification
    • Product traceability
  • New features (for ports operating in BETA mode): detection of loss-of-scrambler-sync, fast power-on re-connect, fast re-train upon loss-of-sync, fast tone debounce, fast connection (skip tone debounce and speed negotiation) see Section 13.2.3
  • Fully supports provisions of 1394-1995, IEEE 1394a-2000 and IEEE 1394b-2002 at s100, s100b, s200, s200b, s400, and s400b signaling rates (b signifies IEEE 1394b signaling) see Section 13.1
  • Provides three fully backward-compatible, bilingual 1394b at 400-Mbps and 1394a-2000 compliant at 100/200/400-Mbps
  • Full 1394a-2000 support includes: connection debounce, arbitrated short reset, multispeed concatenation, arbitration acceleration, fly-by concatenation, port disable/suspend/resume, extended resume signaling for compatibility with legacy dv devices
  • Fully interoperable with Firewire™, DTVLink, SB1394, DishWire, and i.LINK™ implementation of IEEE std 1394
  • Cable/transceiver hardware speed and port mode are selectable by terminal states
  • Supports connection to CAT5 cable transceiver by setting ports to be beta-only, 400-Mbps-only, 200-Mbps-only or 100-Mbps-only
  • Supports connection to s200 plastic optical fiber transceivers by setting ports to be beta-only, 200-Mbps-only, and 100-Mbps-only
  • Optical signal detect input for all ports in beta mode enables connection to optical transceivers
  • Supports use of 1394a connectors by allowing ports 1 and 2 to be forced to 1394a-only mode
  • PHY-LINK interface selectable from 1394a-2000 mode (2/4/8 bits at 49.152 Mhz) or 1394b mode (8 bits at 98.304 Mhz)
  • Register bits give software control of software device reset, contender bit, power class bits, link active control bit, and 1394a-2000 features
  • Separate bias (tpbias) for each port
  • Cable ports monitor line conditions for active connection to remote node
  • Cable power presence monitoring
  • 1394a-2000-compliant, common-mode noise filter on the incoming bias detect circuit to filter out crosstalk noise
  • Power-down features to conserve energy in battery-powered applications
  • Low-cost 49.152-Mhz crystal provides transmit and receive data at 100/200/400 Mbps and link-layer controller clock at 49.152-Mhz and 98.304-Mhz
  • Interoperable with link-layer controllers using 3.3-V supplies
  • Interoperable with other 1394 physical layers (PHYs) using 1.8-V, 3.3-V, and 5-V supplies
  • Fail-safe circuitry senses sudden loss of power to the device and disables the ports to ensure that the TSB41BA3F-EP does not load the tpbias of any connected device and blocks any leakage from the port back to power plane
  • Supports defense, aerospace, and medical applications:
    • Controlled baseline
    • One assembly/test site
    • One fabrication site
    • Extended product life cycle
    • Extended product-change notification
    • Product traceability

The TSB41BA3F-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3F-EP interfaces with a link-layer controller (LLC), such as the TSB82AF15-EP, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, TSB12LV01C, or the TSB82AA2. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.

The TSB41BA3F-EP provides the digital and analog transceiver functions needed to implement a three-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB41BA3F-EP interfaces with a link-layer controller (LLC), such as the TSB82AF15-EP, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4, TSB42AB4, TSB12LV01B, TSB12LV01C, or the TSB82AA2. It can also be connected via cable port to an integrated 1394 Link + PHY layer such as the TSB43AB2.
filter 기타 기타 인터페이스 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
1개 모두 보기
유형 직함 날짜
* Data sheet TSB41BA3F-EP IEEE 1394b Three-Port Cable Transceiver/Arbiter datasheet 2018/08/10

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
요청
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
View Options
패키지 핀 CAD 기호, 풋프린트 및 3D 모델
HTQFP (PFP) 80 Ultra Librarian
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상