UCC21320-Q1
- 4A peak source, 6A peak sink output
- 3V to 18V input VCCI range to interface with both digital and analog controllers
- Up to 25V VDD output drive supply
- Switching parameters:
- 33ns typical propagation delay
- 20ns minimum pulse width
- 6ns maximum pulse-width distortion
- Common-mode transient immunity (CMTI) greater than 125V/ns
- Universal: dual low-side, dual high-side or half-bridge driver
- Programmable overlap and dead time
- Wide body SOIC-14 (DWK) package
- 3.3mm spacing between driver channels
- Junction temperature range –40 to +150°C
- TTL and CMOS compatible inputs
- Fast disable for power sequencing
- Qualified for automotive applications
- AEC-Q100 qualified with the following results
- Device temperature grade 1
The UCC21320-Q1 is an isolated dual-channel gate driver with 4A source and 6A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5MHz.
The input side is isolated from the two output drivers by a 3.75kVRMS basic isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500VDC.
Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.
Each device accepts VDD supply voltages up to 25V. A wide input VCCI range from 3V to 18V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.
With all these advanced features, the UCC21320-Q1 enables high efficiency, high power density, and robustness.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | UCC21320 -Q1 4A, 6A, 3.75kVRMS Isolated Dual-Channel Gate Driver for Automotive datasheet (Rev. A) | PDF | HTML | 2024/08/23 |
Application brief | The Use and Benefits of Ferrite Beads in Gate Drive Circuits | PDF | HTML | 2021/12/16 | |
EVM User's guide | Using the UCC21520EVM-286, UCC21521CEVM-286, and UCC21530EVM286 User's Guide (Rev. C) | PDF | HTML | 2021/10/21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
SOIC (DWK) | 14 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.