AM26LV32E

現行

具 +/-15kV IEC ESD 的低電壓高速四路差動線路接收器

產品詳細資料

Number of receivers 4 Number of transmitters 0 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 32 IEC 61000-4-2 contact (±V) 8000 Fault protection (V) -14 to 14 Common-mode range (V) -7 to 7 Number of nodes 32 Features IEC ESD protection Isolated No Supply current (max) (µA) 17000 Rating Catalog Operating temperature range (°C) -40 to 85
Number of receivers 4 Number of transmitters 0 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 32 IEC 61000-4-2 contact (±V) 8000 Fault protection (V) -14 to 14 Common-mode range (V) -7 to 7 Number of nodes 32 Features IEC ESD protection Isolated No Supply current (max) (µA) 17000 Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² 9.9 x 6 SOP (NS) 16 79.56 mm² 10.2 x 7.8 TSSOP (PW) 16 32 mm² 5 x 6.4 VQFN (RGY) 16 14 mm² 4 x 3.5
  • Meets or exceeds standard TIA/EIA-422-B and ITU recommendation V.11
  • Operates from a single 3.3-V power supply
  • Switching rates up to 32 MHz
  • ESD Protection for RS422 bus pins (See ESD Ratings)
  • Low power dissipation: 27 mW typical
  • Open circuit fail-safe
  • ±7-V Common-mode input voltage range with ±200-mV sensitivity
  • Accepts 5-V logic inputs with 3.3-V supply (enable inputs)
  • Input hysteresis: 35 mV typical
  • Pin-to-pin compatible with AM26C32, AM26LS32
  • I off Supports partial-power-down mode operation
  • Meets or exceeds standard TIA/EIA-422-B and ITU recommendation V.11
  • Operates from a single 3.3-V power supply
  • Switching rates up to 32 MHz
  • ESD Protection for RS422 bus pins (See ESD Ratings)
  • Low power dissipation: 27 mW typical
  • Open circuit fail-safe
  • ±7-V Common-mode input voltage range with ±200-mV sensitivity
  • Accepts 5-V logic inputs with 3.3-V supply (enable inputs)
  • Input hysteresis: 35 mV typical
  • Pin-to-pin compatible with AM26C32, AM26LS32
  • I off Supports partial-power-down mode operation

The AM26LV32E device consists of quadruple differential line receivers with 3-state outputs. This device is designed to meet TIA/EIA-422-B and ITU recommendation V.11 drivers with reduced supply voltage. The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The 3-state outputs permit connection directly to a bus-organized system. The AM26LV32E has an internal fail-safe circuitry that prevents the device from putting an unknown voltage signal at the receiver outputs. In the open fail-safe, a high state is produced at the respective output. This device is supported for partial-power-down applications using I off. I off circuitry disables the outputs, preventing damaging current back-flow through the device when it is powered down.

The AM26LV32E device consists of quadruple differential line receivers with 3-state outputs. This device is designed to meet TIA/EIA-422-B and ITU recommendation V.11 drivers with reduced supply voltage. The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The 3-state outputs permit connection directly to a bus-organized system. The AM26LV32E has an internal fail-safe circuitry that prevents the device from putting an unknown voltage signal at the receiver outputs. In the open fail-safe, a high state is produced at the respective output. This device is supported for partial-power-down applications using I off. I off circuitry disables the outputs, preventing damaging current back-flow through the device when it is powered down.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet AM26LV32E Low-Voltage High-Speed Quadruple Differential Line Receiver With ±15-KV IEC ESD Protection datasheet (Rev. E) PDF | HTML 2023年 8月 9日
Application note Debugging Sitara AM2x Microcontrollers PDF | HTML 2022年 10月 24日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

AM26LV32E IBIS Model (Rev. A)

SLLM218A.ZIP (21 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 16 Ultra Librarian
SOP (NS) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
VQFN (RGY) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片