DS320PR1601
- 16-lane linear redriver supporting PCIe 5.0, CXL 2.0, CCIX , and UPI 2.0
- Supports data rates up to 32-Gbps
- Intel retimer common footprint compatible
- 64 integrated AC coupling capacitors on Tx pins inside package saving board space
- CTLE boosts of 21 dB at 16 GHz
- Ultra-low latency of 130 ps
- Low additive random jitter of 50 fs for PRBS data
- Single 3.3 V supply
- Low active power of 164 mW/channel
- I 2C/SMBus or EEPROM programming
- Automatic receiver detection for PCIe use cases
- Seamless support for PCIe link training
- Internal voltage regulator provides immunity to supply noise
- Support for x4, x8, x16 bus width
- 8.90 mm × 22.80 mm BGA package
The DS320PR1601 is a 32-channel (16-channel in each direction) or x16 (16-lane) low-power high-performance linear repeater or redriver designed to support PCIe 5.0, CXL 2.0, UPI 2.0 and other interfaces up to 32 Gbps.
The DS320PR1601 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear datapaths of DS320PR1601 preserves transmit preset signal characteristics. The linear redriver becomes part of the passive channel that as a whole get link trained for best transmit and receive equalization settings. This transparency in the link training protocol results in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss makes the device almost a passive element in the link, but with its equalization.
.
.
索取更多資訊
提供 IBIS 模型和其他設計資源。立即索取
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | DS320PR1601 32 Gbps 16 Lane PCIe 5.0, CXL 2.0 Linear Redriver datasheet | PDF | HTML | 2023年 6月 22日 |
Application note | Understanding TI PCIe Redriver Equalization | PDF | HTML | 2024年 7月 2日 | |
Application note | Eye Scan With TI PCI-Express Gen5.0 Redrivers (Rev. A) | PDF | HTML | 2024年 1月 16日 | |
Application note | How to Tune TI PCIe Gen5 Redrivers | PDF | HTML | 2023年 8月 29日 | |
User guide | DS160PR1601 and DS320PR1601 Programming Guide (Rev. A) | PDF | HTML | 2023年 6月 20日 | |
Application note | High-Speed PCB Layout for PCIe Gen 5 | PDF | HTML | 2023年 6月 20日 | |
EVM User's guide | DS320PR1601-RSC-EVM User's Guide (Rev. A) | PDF | HTML | 2023年 1月 26日 | |
Certificate | DS320PR1601RSC-EVM EU Declaration of Conformity (DoC) | 2021年 4月 23日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
DS320PR1601RSCEVM — DS320PR1601 32 通道 PCIe® 5.0 線性轉接驅動器評估模組
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
NFBGA (ZDG) | 354 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。