DS34C86T
- CMOS Design for Low Power
- ±0.2V Sensitivity Over the Input Common Mode Voltage Range
- Typical Propagation Delays: 19 ns
- Typical Input Hysteresis: 60 mV
- Inputs Won't Load Line when VCC = 0V
- Meets the Requirements of EIA Standard RS-422
- TRI-STATE Outputs for System Bus Compatibility
- Available in Surface Mount
- Open Input Failsafe Feature, Output High for Open Input
All trademarks are the property of their respective owners.
The DS34C86T is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.
The DS34C86T has an input sensitivity of 200 mV over the common mode input voltage range of ±7V. Hysteresis is provided to improve noise margin and discourage output instability for slowly changing input waveforms.
The DS34C86T features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.
Separate enable pins allow independent control of receiver pairs. The TRI-STATE outputs have 6 mA source and sink capability. The DS34C86T is pin compatible with the DS3486.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | DS34C86T Quad CMOS Differential Line Receiver datasheet (Rev. C) | 2013年 4月 15日 | |
Application note | AN-903 A Comparison of Differential Termination Techniques (Rev. B) | 2013年 4月 26日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (D) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點