DS40MB200
- 1-Gbps to 4-Gbps Low Jitter Operation
- Fixed Input Equalization
- Programmable Output Pre-Emphasis
- Independent Switch and Line Side Pre-Emphasis Controls
- Programmable Switch-Side Loopback Mode
- On-Chip Terminations
- 3.3-V Supply
- ESD Rating of 6-kV HBM
- 48-leadless WQFN Package (7 mm × 7 mm)
- 0°C to +85°C Operating Temperature Range
The DS40MB200 device is a dual signal conditioning 2:1 multiplexer (MUX) and 1:2 fan-out buffer designed for use in backplane-redundancy applications. Signal conditioning features include continuous time linear equalization (CTLE) and programmable output pre-emphasis, extending data communication in FR4 backplanes at rates up to 4 Gbps. Each input stage has a fixed equalizer to reduce intersymbol interference distortion from board traces.
All output drivers have four selectable steps of pre-emphasis to compensate for transmission losses from long FR4 backplanes and reduce deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100-Ω differential terminating resistors. All drivers are internally terminated with 50 Ω to VCC.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | DS40MB200 Dual 4-Gbps 2:1/1:2 CML MUX/Buffer With Transmit Pre-Emphasis and Receive Equalization datasheet (Rev. K) | PDF | HTML | 2024年 3月 1日 |
| Application note | AN-1398 Printed Circuit Board Design Techniques for DS40MB200 (Rev. A) | 2013年 4月 26日 | ||
| Application note | Driving Signals Over XAUI Backplanes Using DS42MB100, DS40MB200, or DS42BR400 (Rev. B) | 2013年 4月 26日 | ||
| Application note | Enabling Redundancy in Multi-Gigabit Links w/DS40MB200 Mux/Buffer (Rev. A) | 2013年 4月 26日 | ||
| Application note | Setting Pre-Empha Level for DS40MB200 Dual 4Gb/s Mux/Buffer (Rev. C) | 2013年 4月 26日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (NJU) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。