首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

DS90LT012A

現行

3-V LVDS 單 CMOS 差動線路接收器

立即訂購
產品規格表

DS90LT012A

現行
產品規格表 立即訂購

產品詳細資料

Function Receiver Protocols BLVDS, LVDS, LVPECL Number of transmitters 0 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal BLVDS, LVDS, LVPECL Output signal LVCMOS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols BLVDS, LVDS, LVPECL Number of transmitters 0 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal BLVDS, LVDS, LVPECL Output signal LVCMOS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Compatible with ANSI TIA/EIA-644-A Standard
  • >400 Mbps (200 MHz) switching rates
  • 100 ps differential skew (typical)
  • 3.5 ns maximum propagation delay
  • Integrated line termination resistor (102Ω typical)
  • Single 3.3V power supply design (2.7V to 3.6V range)
  • Power down high impedance on LVDS inputs
  • Accepts small swing (350 mV typical) differential signal levels
  • LVDS receiver inputs accept LVDS/BLVDS/LVPECL inputs
  • Supports open, short and terminated input fail-safe
  • Pinout simplifies PCB layout
  • Low Power Dissipation (10mW typical@ 3.3V static)
  • SOT-23 5-lead package
  • Leadless WSON-8 package (3x3 mm body size)
  • Electrically similar to the DS90LV018A
  • Fabricated with advanced CMOS process technology
  • Industrial temperature operating range (−40°C to +85°C)
  • Compatible with ANSI TIA/EIA-644-A Standard
  • >400 Mbps (200 MHz) switching rates
  • 100 ps differential skew (typical)
  • 3.5 ns maximum propagation delay
  • Integrated line termination resistor (102Ω typical)
  • Single 3.3V power supply design (2.7V to 3.6V range)
  • Power down high impedance on LVDS inputs
  • Accepts small swing (350 mV typical) differential signal levels
  • LVDS receiver inputs accept LVDS/BLVDS/LVPECL inputs
  • Supports open, short and terminated input fail-safe
  • Pinout simplifies PCB layout
  • Low Power Dissipation (10mW typical@ 3.3V static)
  • SOT-23 5-lead package
  • Leadless WSON-8 package (3x3 mm body size)
  • Electrically similar to the DS90LV018A
  • Fabricated with advanced CMOS process technology
  • Industrial temperature operating range (−40°C to +85°C)

The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology

The DS90LV012A and DS90LT012A accept low voltage (350 mV typical) differential input signals and translates them to 3-V CMOS output levels. The receivers also support open, shorted, and terminated (100Ω) input fail-safe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV012A has a pinout designed for easy PCB layout. The DS90LT012A includes an input line termination resistor for point-to-point applications.

The DS90LV012A and DS90LT012A, and companion LVDS line driver provide a new alternative to high power PECL/ECL devices for high speed interface applications.

The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology

The DS90LV012A and DS90LT012A accept low voltage (350 mV typical) differential input signals and translates them to 3-V CMOS output levels. The receivers also support open, shorted, and terminated (100Ω) input fail-safe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV012A has a pinout designed for easy PCB layout. The DS90LT012A includes an input line termination resistor for point-to-point applications.

The DS90LV012A and DS90LT012A, and companion LVDS line driver provide a new alternative to high power PECL/ECL devices for high speed interface applications.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品，相較於所比較的裝置，具備升級功能
DS90LV011A 現行 400 Mbps LVDS 單高速差動驅動器 Companion single LVDS driver
引腳對引腳且具備與所比較裝置相同的功能
DS90LT012AQ-Q1 現行 車用 LVDS 差動線路接收器 Automotive grade with temperature range from –40ºC to +125ºC

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 8
類型 標題 日期
* Data sheet DS90LV012A / DS90LT012A 3-V LVDS Single CMOS Differential Line Receiver datasheet (Rev. E) PDF | HTML 2024年 3月 1日
Application note Applications of Low-Voltage Differential Signaling (LVDS) in LED Walls 2020年 10月 29日
Application note Applications of Low-Voltage Differential Signaling (LVDS) in Ultrasound Scanners 2019年 6月 29日
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 2018年 8月 3日
Application brief How to Terminate LVDS Connections with DC and AC Coupling 2018年 5月 16日
Application note AN-1821 CPRI Repeater System (Rev. A) 2013年 4月 26日
White paper Eye Opening Enhancements extend the reach of high-speed Interfaces 2002年 10月 1日
Application note An Overview of LVDS Technology 1998年 10月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90LV047-48AEVM — DS90LV047-48AEVM 評估模組

The DS90LV047-48AEVM is an evaluation module (EVM) designed for performance and functional evaluation of Texas Instruments' DS90LV047A 3-V LVDS quad CMOS differential line driver and DS90LV048A 3-V LVDS CMOS differential line receiver. With this kit, users can quickly evaluate the output (...)
使用指南: PDF
TI.com 無法提供
模擬型號

DS90LT012A IBIS Model

SNLM044.ZIP (11 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23 (DBV) 5 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片