首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

DS90LV019

現行

3.3-V 或 5-V LVDS 驅動器和接收器

立即訂購
產品規格表

DS90LV019

現行
產品規格表 立即訂購

產品詳細資料

Function Transceiver Protocols LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3, 5 Signaling rate (Mbps) 100 Input signal CMOS, LVDS, LVTTL, TTL Output signal LVDS, LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3, 5 Signaling rate (Mbps) 100 Input signal CMOS, LVDS, LVTTL, TTL Output signal LVDS, LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 14 51.9 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4
  • LVDS Signaling
  • 3.3V or 5.0V operation
  • Low power CMOS design
  • Balanced Output Impedance
  • Glitch free power up/down (Driver disabled)
  • High Signaling Rate Capacity (above 100 Mbps)
  • Ultra Low Power Dissipation
  • ±1V Common-Mode Range
  • ±100 mV Receiver Sensitivity
  • Product offered in SOIC and TSSOP packages
  • Flow-Through Pin Out
  • Industrial Temperature Range Operation

TRI-STATE® is a registered trademark of National Semiconductor Corporation.
  • LVDS Signaling
  • 3.3V or 5.0V operation
  • Low power CMOS design
  • Balanced Output Impedance
  • Glitch free power up/down (Driver disabled)
  • High Signaling Rate Capacity (above 100 Mbps)
  • Ultra Low Power Dissipation
  • ±1V Common-Mode Range
  • ±100 mV Receiver Sensitivity
  • Product offered in SOIC and TSSOP packages
  • Flow-Through Pin Out
  • Industrial Temperature Range Operation

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (DIN and ROUT). The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE#, and ROUT). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is ±100 mV over a ±1V common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (DIN and ROUT). The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE#, and ROUT). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is ±100 mV over a ±1V common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
DS90LV019-MIL 現行 3.3-V 或 5-V LVDS 驅動器和接收器 LVDS driver and receiver

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet DS90LV019 3.3V or 5V LVDS Driver/Receiver datasheet (Rev. B) 2004年 5月 14日
More literature Die D/S DS90LV019 MDC 3.3V Or 5V Lvds Driver/Receiver 2012年 9月 7日
Application note An Overview of LVDS Technology 1998年 10月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90LV047-48AEVM — DS90LV047-48AEVM 評估模組

The DS90LV047-48AEVM is an evaluation module (EVM) designed for performance and functional evaluation of Texas Instruments' DS90LV047A 3-V LVDS quad CMOS differential line driver and DS90LV048A 3-V LVDS CMOS differential line receiver. With this kit, users can quickly evaluate the output (...)
使用指南: PDF
TI.com 無法提供
模擬型號

DS90LV019 IBIS Model

SNLM060.ZIP (9 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片