LM2502

現行

行動像素鏈路 (MPL) 顯示介面串聯器和解串器

產品詳細資料

Protocols Catalog Rating Catalog Operating temperature range (°C) -30 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -30 to 85
WQFN (RSB) 40 25 mm² 5 x 5
  • >300 Mbps Dual Link Raw Throughput
  • MPL Physical Layer (MPL-0)
  • Pin Selectable Master / Slave Mode
  • Frequency Reference Transport
  • Complete LVCMOS / MPL Translation
  • Interface Modes:
    • 16-bit CPU, i80 or m68 Style
    • RGB565 with Glue Logic
  • −30°C to 85°C Operating Range
  • Link Power Down Mode Reduces IDDZ < 10 µA
  • Dual Display Support (CS1* & CS2*)
  • Via-less MPL Interconnect Feature
  • 3.0V Supply Voltage (VDD and VDDA)
  • Interfaces to 1.7V to 3.3V Logic (VDDIO)

All trademarks are the property of their respective owners.

  • >300 Mbps Dual Link Raw Throughput
  • MPL Physical Layer (MPL-0)
  • Pin Selectable Master / Slave Mode
  • Frequency Reference Transport
  • Complete LVCMOS / MPL Translation
  • Interface Modes:
    • 16-bit CPU, i80 or m68 Style
    • RGB565 with Glue Logic
  • −30°C to 85°C Operating Range
  • Link Power Down Mode Reduces IDDZ < 10 µA
  • Dual Display Support (CS1* & CS2*)
  • Via-less MPL Interconnect Feature
  • 3.0V Supply Voltage (VDD and VDDA)
  • Interfaces to 1.7V to 3.3V Logic (VDDIO)

All trademarks are the property of their respective owners.

The LM2502 device is a dual link display interface SERDES that adapts existing CPU / video busses to a low power current-mode serial MPL link. The chipset may also be used for a RGB565 application with glue logic. The interconnect is reduced from 22 signals to only 3 active signals with the LM2502 chipset easing flex interconnect design, size and cost.

The Master Serializer (SER) resides beside an application processor or baseband processor and translates a parallel bus from LVCMOS levels to serial MPL levels for transmission over a flex cable and PCB traces to the Slave Deserializer (DES) located near the display module.

Dual display support is provided for a primary and sub display through the use of two ChipSelect signals. A Mode pin selects either a i80 or m68 style interface.

The Power_Down (PD*) input controls the power state of the MPL interface. When PD* is asserted, the MD1/0 and MC signals are powered down to save current.

The LM2502 implements the physical layer of the MPL Standard (MPL-0). The LM2502 is offered in NOPB (Lead-free) NFBGA and WQFN packages.

The LM2502 device is a dual link display interface SERDES that adapts existing CPU / video busses to a low power current-mode serial MPL link. The chipset may also be used for a RGB565 application with glue logic. The interconnect is reduced from 22 signals to only 3 active signals with the LM2502 chipset easing flex interconnect design, size and cost.

The Master Serializer (SER) resides beside an application processor or baseband processor and translates a parallel bus from LVCMOS levels to serial MPL levels for transmission over a flex cable and PCB traces to the Slave Deserializer (DES) located near the display module.

Dual display support is provided for a primary and sub display through the use of two ChipSelect signals. A Mode pin selects either a i80 or m68 style interface.

The Power_Down (PD*) input controls the power state of the MPL interface. When PD* is asserted, the MD1/0 and MC signals are powered down to save current.

The LM2502 implements the physical layer of the MPL Standard (MPL-0). The LM2502 is offered in NOPB (Lead-free) NFBGA and WQFN packages.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet LM2502 Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer datasheet (Rev. L) 2013年 5月 2日
Application note Mobile Pixel Link Level-0 2012年 3月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RSB) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片