LM5041B

現行

具參考接腳可分接頭選項的串接 PWM 控制器

產品詳細資料

Vin (max) (V) 15 Operating temperature range (°C) -40 to 125 Control mode Current Topology Push pull Rating Catalog Features Current limiting, Programmable soft start, Synchronization pin Duty cycle (max) (%) 50
Vin (max) (V) 15 Operating temperature range (°C) -40 to 125 Control mode Current Topology Push pull Rating Catalog Features Current limiting, Programmable soft start, Synchronization pin Duty cycle (max) (%) 50
TSSOP (PW) 16 32 mm² 5 x 6.4

  • Internal Start-up Bias Regulator
  • Programmable Line Under-Voltage Lockout (UVLO) with Adjustable Hysteresis
  • Current Mode Control
  • Internal Error Amplifier with Reference
  • Cycle-by-cycle Over-Current Protection
  • Leading Edge Blanking
  • Programmable Push-Pull Overlap or Dead Time
  • Internal 1.5A Push-Pull Gate Drivers
  • Programmable Soft-Start
  • Programmable Oscillator with Sync Capability
  • Precision Reference
  • Thermal Shutdown

  • Internal Start-up Bias Regulator
  • Programmable Line Under-Voltage Lockout (UVLO) with Adjustable Hysteresis
  • Current Mode Control
  • Internal Error Amplifier with Reference
  • Cycle-by-cycle Over-Current Protection
  • Leading Edge Blanking
  • Programmable Push-Pull Overlap or Dead Time
  • Internal 1.5A Push-Pull Gate Drivers
  • Programmable Soft-Start
  • Programmable Oscillator with Sync Capability
  • Precision Reference
  • Thermal Shutdown

  • The LM5041B PWM controller contains all of the features necessary to implement either current-fed or voltage-fed push-pull or bridge power converters. These “Cascaded” topologies are well suited for multiple output and higher power applications. The LM5041B includes these four control outputs: the buck stage controls (HD and LD) and the push-pull control outputs (PUSH and PULL). Push-pull outputs are driven at 50% nominal duty cycle at one half of the switching frequency of the buck stage and can be configured for either a guaranteed overlap time (for current-fed applications) or a guaranteed non-overlap time (for voltage-fed applications). Push-pull stage MOSFETs can be driven directly from the internal gate drivers while the buck stage requires an external driver such as the LM5102. The LM5041B includes a high-voltage start-up regulator that operates over a wide input range of 15V to 100V. The PWM controller is designed for high-speed capability including an oscillator frequency range up to 1 MHz and total propagation delays of less than 100 ns. Additional features include line Under-Voltage Lock-Out (UVLO), Soft-Start, an error amplifier, precision voltage reference, and thermal shutdown.

    The differences between LM5041, LM5041A and LM5041B are as follows: In the LM5041A and the LM5041B version, the hiccup mode over-current protection is not employed and the VCC bias regulator is not disabled by a low state at the SS pin. In the LM5041B version, both the high and low side buck stage gate drivers are forced to a low state when the controller is disabled. In the LM5041 and the LM5041B version, the buck stage controller is disabled by either a low state at the UVLO pin or a low state at the SS pin. Also in the LM5041B version, the REF pin 5V regulator is not disabled by a UVLO pin low state.


    The LM5041B PWM controller contains all of the features necessary to implement either current-fed or voltage-fed push-pull or bridge power converters. These “Cascaded” topologies are well suited for multiple output and higher power applications. The LM5041B includes these four control outputs: the buck stage controls (HD and LD) and the push-pull control outputs (PUSH and PULL). Push-pull outputs are driven at 50% nominal duty cycle at one half of the switching frequency of the buck stage and can be configured for either a guaranteed overlap time (for current-fed applications) or a guaranteed non-overlap time (for voltage-fed applications). Push-pull stage MOSFETs can be driven directly from the internal gate drivers while the buck stage requires an external driver such as the LM5102. The LM5041B includes a high-voltage start-up regulator that operates over a wide input range of 15V to 100V. The PWM controller is designed for high-speed capability including an oscillator frequency range up to 1 MHz and total propagation delays of less than 100 ns. Additional features include line Under-Voltage Lock-Out (UVLO), Soft-Start, an error amplifier, precision voltage reference, and thermal shutdown.

    The differences between LM5041, LM5041A and LM5041B are as follows: In the LM5041A and the LM5041B version, the hiccup mode over-current protection is not employed and the VCC bias regulator is not disabled by a low state at the SS pin. In the LM5041B version, both the high and low side buck stage gate drivers are forced to a low state when the controller is disabled. In the LM5041 and the LM5041B version, the buck stage controller is disabled by either a low state at the UVLO pin or a low state at the SS pin. Also in the LM5041B version, the REF pin 5V regulator is not disabled by a UVLO pin low state.


    下載 觀看有字幕稿的影片 影片

    技術文件

    star =TI 所選的此產品重要文件
    找不到結果。請清除您的搜尋條件,然後再試一次。
    檢視所有 3
    類型 標題 日期
    * Data sheet LM5041B Cascaded PWM Controller datasheet 2009年 5月 1日
    Application note DC - DC Converter Featuring the Cascaded Power Converter Topology 2007年 3月 21日
    White paper Communications System Power Supply Designs 2004年 1月 1日

    設計與開發

    如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

    封裝 針腳 CAD 符號、佔位空間與 3D 模型
    TSSOP (PW) 16 Ultra Librarian

    訂購與品質

    內含資訊:
    • RoHS
    • REACH
    • 產品標記
    • 鉛塗層/球物料
    • MSL 等級/回焊峰值
    • MTBF/FIT 估算值
    • 材料內容
    • 認證摘要
    • 進行中持續性的可靠性監測
    內含資訊:
    • 晶圓廠位置
    • 組裝地點

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片