LP38500-ADJ
- Input Voltage: 2.7 V to 5.5 V
- Adjustable Output Voltage: 0.6 V to 5 V
- FlexCap: Stable with Ceramic, Tantalum, or
Aluminum Capacitors - Stable with 10-µF Input and Output Capacitors
- Low Ground-Pin Current
- 25-nA Quiescent Current in Shutdown Mode
- Ensured Output Current of 1.5 A
- Ensured VADJ Accuracy of ±1.5% at 25°C (A
Grade) - Ensured Accuracy of ±3.5% at 25°C (STD)
- Overtemperature and Overcurrent Protection
- ENABLE Pin (LP38502)
TIs FlexCap low-dropout (LDO) linear regulators feature unique compensation that allow use of any type of output capacitor with no limits on minimum or maximum equivalent series resistance (ESR). The LP38500 and LP38502 series of LDOs operates from a 2.7-V to 5.5-V input supply. These ultra-low-dropout linear regulators respond very quickly to step changes in load, making them suitable for low-voltage microprocessor applications. Developed on a CMOS process (utilizing a PMOS pass transistor) the LP38500-ADJ and LP38502-ADJ have low quiescent currents that changes little with load current.
- GND Pin Current: Typically 2 mA at 1.5-A load current.
- Disable Mode: Typically 25-nA quiescent current when the EN pin is pulled low. (LP38502-ADJ)
- Simplified Compensation: Stable with any type of output capacitor, regardless of ESR.
- Precision Output: grade versions available with 1.5% VADJ tolerance (25°C) and 3% over line, load, and temperature.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1 類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | LP3850x-ADJ, LP3850xA-ADJ 1.5-A Flexcap Low-Dropout Linear Regulator for 2.7-V to 5.5-V Inputs datasheet (Rev. H) | PDF | HTML | 2015年 9月 22日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
TO-263 (KTT) | 5 | Ultra Librarian |
TO-263 (NDQ) | 5 | Ultra Librarian |
WSON (NGS) | 8 | Ultra Librarian |
訂購與品質
內含資訊:
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊:
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。