LP3982
- 2.5-V to 6-V Input Range
- MAX8860 Pin, Package, and Specification Compatible
- 300-mA Output Current
- 120-mV Typical Dropout at 300 mA
- 90-µA Typical Quiescent Current
- 1-nA Typical Shutdown Mode
- 60-dB Typical PSRR
- 120-µs Typical Turnon Time
- Stable With Small Ceramic Output Capacitors
- 37-µVRMS Output Voltage Noise
(10 Hz to 100 kHz) - Overtemperature/Overcurrent Protection
- ±2% Output Voltage Tolerance
- Create a Custom Design Using the LP3982 With the WEBENCH® Power Designer
The LP3982 low-dropout (LDO) CMOS linear regulator is available in 1.8-V, 2.5-V, 2.82-V, 3-V,
3.3-V, and adjustable versions. They deliver 300 mA of output current. Packaged in an 8-pin VSSOP, the LP3982 is pin- and package-compatible with Maxim’s MAX8860. The LM3982 is also available in the small footprint WSON package.
The LP3982 suits battery-powered applications because of its shutdown mode (1 nA typical), low quiescent current (90 µA typical), and LDO voltage (120 mV typical). The low dropout voltage allows for more utilization of a battery’s available energy by operating closer to its end-of-life voltage. The LP3982 device’s PMOS output transistor consumes relatively no drive current compared to PNP LDO regulators.
This PMOS regulator is stable with small ceramic capacitive loads (2.2 µF typical).
These devices also include regulation fault detection, a bandgap voltage reference, constant current limiting, and thermal-overload protection.
您可能會感興趣的類似產品
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TIDA-01172 — 具有單通道 LDO 且適用於 MSP430 元件的動態電壓負載電源解決方案參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VSSOP (DGK) | 8 | Ultra Librarian |
WSON (NGM) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。