PTH12060Y
- VTT Bus Termination Output (Output Tracks the System VREF)
- 10 A Output Current
- 3.3-V, 5-V or 12-V Input Voltage
- DDR and QDR Compatible
- On/Off Inhibit (for VTT Standby)
- Under-Voltage Lockout
- Operating Temp: –40 to +85°C
- Efficiencies up to 91 %
- Output Overcurrent Protection (Non-Latching, Auto-Reset)
- 57 W/in³ Power Density
- Safety Agency Approvals: UL/cUL60950, EN60950, VDE
- Point-of-Load Alliance (POLA™) Compatible
POLA is a trademark of Texas Instruments.
The PTHxx060Y are a series of ready-to-use switching regulator modules from Texas Instruments designed specifically for bus termination in DDR and QDR memory applications. Operating from either a 3.3-V, 5-V or 12-V input, the modules generate a VTT output that will source or sink up to 10 A of current to accurately track their VREF input. VTT is the required bus termination supply voltage, and VREF is the reference voltage for the memory and chipset bus receiver comparators. VREF is usually set to half the VDDQ power supply voltage.
Both the PTHxx060Y series employs an actively switched synchronous rectifier output to provide state-of-the-art stepdown switching conversion. The products are small in size (1 in × 0.62 in), and are an ideal choice where space, performance, and high efficiency are desired, along with the convenience of a ready-to-use module.
Operating features include an on/off inhibit and output over-current protection (source mode only). The on/off inhibit feature allows the VTT bus to be turned off to save power in a standby mode of operation. To ensure tight load regulation, an output remote sense is also provided. Package options include both throughhole and surface mount configurations.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | PTHxx060Y: 10-A Non-Isolated DDR/SDR Bus Termination Modules datasheet (Rev. A) | 2005年 4月 29日 | |
Selection guide | Power Management Guide 2018 (Rev. R) | 2018年 6月 25日 | ||
Application note | High-Temperatures Soldering Requirements for Plug-in Power, Surface-Mount Pdts (Rev. A) | 2009年 8月 13日 | ||
Application note | Input and Output Capacitor Selection | 2005年 9月 19日 | ||
Analog Design Journal | New power modules improve surface-mount manufacturability | 2005年 7月 14日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
DIPMODULE (EUW) | 10 | Ultra Librarian |
DIPMODULE (EUY) | 10 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點