SN65176B

現行

差分匯流排收發器

產品詳細資料

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 70000 Rating Catalog Operating temperature range (°C) -40 to 105
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 70000 Rating Catalog Operating temperature range (°C) -40 to 105
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6
  • Bidirectional transceivers
  • Meet or exceed the requirements of ANSI standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
  • Designed for multipoint transmission on long bus lines in noisy environments
  • 3-State driver and receiver outputs
  • Individual driver and receiver enables
  • Wide positive and negative input/output bus voltage ranges
  • ± 60-mA Maximum driver output capability
  • Thermal shutdown protection
  • Driver positive and negative current limiting
  • 12-kΩ Minimum Receiver Input Impedance
  • ± 200-mV Receiver input sensitivity
  • 50-mV Typical receiver input hysteresis
  • Operate from single 5-V supply
  • Bidirectional transceivers
  • Meet or exceed the requirements of ANSI standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
  • Designed for multipoint transmission on long bus lines in noisy environments
  • 3-State driver and receiver outputs
  • Individual driver and receiver enables
  • Wide positive and negative input/output bus voltage ranges
  • ± 60-mA Maximum driver output capability
  • Thermal shutdown protection
  • Driver positive and negative current limiting
  • 12-kΩ Minimum Receiver Input Impedance
  • ± 200-mV Receiver input sensitivity
  • 50-mV Typical receiver input hysteresis
  • Operate from single 5-V supply

The SN65176B and SN75176B differential bus transceivers are designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ, an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B differential bus transceivers are designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ, an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
THVD1520 現行 具 ±8kV IEC ESD 保護的 5V RS-485 收發器 (最高 10 Mbps) Pin-to-pin device that offers integrated IEC ESD protection (8-kV contact discharge), IEC EFT (2-kV noise immunity).

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SNx5176B Differential Bus Transceivers datasheet (Rev. H) PDF | HTML 2021年 12月 21日
EVM User's guide RS-485 Half-Duplex EVM User's Guide (Rev. C) PDF | HTML 2021年 9月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

RS485-HF-DPLX-EVM — RS-485 半雙工評估模組

The RS-485 half-duplex evaluation module (EVM) helps designers evaluate device performance, supporting fast development and analysis of data-transmission systems using any of the SN65HVD1x, SN65HVD2x, SN65HVD7x, SN65HVD8x and SN65HVD96 half-duplex transceivers. The EVM board comes without the (...)
使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片