首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

SN65LVDS049

現行

400-Mbps LVDS 雙高速差分收發器

立即訂購
產品規格表

SN65LVDS049

現行
產品規格表 立即訂購

產品詳細資料

Function Transceiver Protocols LVDS Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal LVDS, LVTTL Output signal LVCMOS, LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDS Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 400 Input signal LVDS, LVTTL Output signal LVCMOS, LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² 5 x 6.4
  • DS90LV049 Compatible
  • Up to 400-Mbps Signaling Rates
  • Flow-Through Pinout
  • 50-ps Driver Channel-to-Channel Skew (Typical)
  • 50-ps Receiver Channel-to-Channel Skew
    (Typical)
  • 3.3-V Power Supply
  • High-Impedance Disable for All Outputs
  • Internal Fail-safe Biasing of Receiver Inputs
  • 1.4-ns Driver Propagation Delay (Typical)
  • 1.9-ns Receiver Propagation Delay (Typical)
  • High-Impedance Bus Pins on Power Down
  • ANSI TIA/EIA-644-A Compliant
  • Receiver Input and Driver Output ESD Exceeds
    10 kV
  • 16-Pin TSSOP Package
  • DS90LV049 Compatible
  • Up to 400-Mbps Signaling Rates
  • Flow-Through Pinout
  • 50-ps Driver Channel-to-Channel Skew (Typical)
  • 50-ps Receiver Channel-to-Channel Skew
    (Typical)
  • 3.3-V Power Supply
  • High-Impedance Disable for All Outputs
  • Internal Fail-safe Biasing of Receiver Inputs
  • 1.4-ns Driver Propagation Delay (Typical)
  • 1.9-ns Receiver Propagation Delay (Typical)
  • High-Impedance Bus Pins on Power Down
  • ANSI TIA/EIA-644-A Compliant
  • Receiver Input and Driver Output ESD Exceeds
    10 kV
  • 16-Pin TSSOP Package

The SN65LVDS049 device is a dual flow-through differential line driver-receiver pair that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The driver and receiver electrical interfaces are compliant to the TIA/EIA-644-A standard.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100-Ω characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.

The SN65LVDS049 is characterized for operation from –40°C to 85°C

The SN65LVDS049 device is a dual flow-through differential line driver-receiver pair that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The driver and receiver electrical interfaces are compliant to the TIA/EIA-644-A standard.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100-Ω characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.

The SN65LVDS049 is characterized for operation from –40°C to 85°C
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet SN65LVDS049 Dual-LVDS Differential Drivers and Receivers datasheet (Rev. A) PDF | HTML 2015年 7月 31日
Application brief LVDS to Improve EMC in Motor Drives 2018年 9月 27日
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 2018年 8月 3日
Application brief How to Terminate LVDS Connections with DC and AC Coupling 2018年 5月 16日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN65LVDS049 IBIS Model

SLLC163.ZIP (16 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片