SN65LVDT125A
- Signaling Rates >1.5 Gbps per Channel
- Supports Telecom/Datacom and HDTV
Video Switching - Non-Blocking Architecture Allows Each
Output to be Connected to Any Input - Compatible With ANSI TIA/EIA-644-A LVDS
Standard - 25 mV of Input Voltage Threshold Hysteresis
- Propagation Delay Times, 900 ps Typical
- Inputs Electrically Compatible With LVPECL,
CML and LVDS Signal Levels - Operates From a Single 3.3-V Supply
- Integrated 110-Ω Line Termination Resistors
Available With SN65LVDT125A - APPLICATIONS
- Clock Buffering/Clock Muxing
- Wireless Base Stations
- High-Speed Network Routing
- HDTV Video Switching
The SN65LVDS125A and SN65LVDT125A are 4x4 nonblocking crosspoint switches. Low-voltage differential signaling (LVDS) is used to achieve signaling rates of 1.5 Gbps per channel. Each output driver includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVDT125A incorporates 110-Ω termination resistors for those applications where board space is a premium.
Designed to support signaling rates up to 1.5 Gbps for OC-12 clocks (622 MHz). The 1.5-Gbps signaling rate allows use in HDTV systems, including SMPTE 292 video applications requiring signaling rates of 1.485 Gbps.
The SN65LVDS125A and SN65LVDT125A are characterized for operation from –40°C to 85°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | SN65LVDS125A, SN65LVDT125A - LVDS 4x4 Crosspoint Switch datasheet (Rev. C) | 2011年 6月 27日 | |
| EVM User's guide | 4x4 Crosspoint Switch EVM User's Guide (Rev. A) | 2004年 1月 29日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (DBT) | 38 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點