TFP401A
- Supports pixel rates up to 165 MHz (including 1080p and WUXGA at 60 Hz)
- Digital visual interface (DVI) specification compliant (1)
- True-color, 24-bit/pixel, 16.7M colors at 1 or 2 pixels per clock
- Laser trimmed internal termination resistors for optimum fixed impedance matching
- Skew tolerant up to one pixel-clock cycle
- 4× oversampling
- Reduced power consumption – 1.8-V core operation with 3.3-V I/Os and supplies (2)
- Reduced ground bounce using time-staggered pixel outputs
- Low noise and good power dissipation using TI PowerPAD™ packaging
- Advanced technology using TI 0.18-µm EPIC-5 CMOS process
- TFP401A incorporates HSYNC jitter immunity (3)
(1)The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TPF401 and TFP401A are compliant with the DVI Specification Rev. 1.0.
(2)The TFP401/401A has an internal voltage regulator that provides the 1.8-V core power supply from the external 3.3-V supplies.
(3)The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.
The Texas Instruments TFP401 and TFP401A are TI PanelBus™ flat-panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401/401A finds applications in any design requiring high-speed digital interface.
The TFP401 and TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true-color pixel format. The TFP401 and TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time-staggered pixel outputs for reduced ground bounce.
PowerPAD advanced packaging technology results in best-of-class power dissipation, footprint, and ultralow ground inductance.
The TFP401 and TFP401A combines PanelBus circuit innovation with TIs advanced 0.18-µm EPIC-5 CMOS process technology, along with TI PowerPAD package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TFP401x TI PanelBus Digital Receiver datasheet (Rev. H) | PDF | HTML | 2022年 3月 25日 |
* | Errata | TFP101(A), TFP201(A), TFP401(A) Errata | 2003年 11月 11日 | |
* | Errata | TFP101/A, TFP201/A, TFP401/A, TFP403 Data Sheet Errata | 2003年 6月 27日 | |
Application note | TFPxxx FAQ (Rev. A) | 2019年 5月 2日 | ||
Application note | How to Bridge HDMI/DVI to LVDS/OLDI (Rev. C) | 2018年 6月 7日 | ||
Application note | PanelBus TFP401/401A Design Notes | 2003年 3月 18日 | ||
Application note | TFP101/201/401(A) 2Pix/Clk Output Mode | 2003年 3月 18日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
HTQFP (PZP) | 100 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。