TFP403
- Supports Pixel Rates Up to 165MHz
(Including 1080p and WUXGA at 60 Hz) - Digital Visual Interface (DVI 1.0)
Specification Compliant(1) - Pin-for-Pin Compatible With TFP501 for
Simple Upgrade Path to HDCP2 - True-Color, 24 Bit/Pixel, 16.7M Colors at
1 or 2-Pixels per Clock - Laser Trimmed (50 Ω) Input Stage for
Optimum Fixed Impedance Matching - Skew Tolerant up to One Pixel Clock Cycle
(High Clock and Data Jitter Tolerance) - 4x Over-Sampling for Reduced Bit-Error Rates and
Better Performance Over Longer Cables - Reduced Power Consumption—1.8-V Core
Operation With 3.3 V I/Os and Supplies3 - Reduced Ground Bounce Using Time Staggered Pixel Outputs
- Lowest Noise and Best Power Dissipation
Using PowerPAD™ Packaging - Advanced Technology Using TI 0.18-µm
EPIC-5™ CMOS Process - Supports Hot Plug Detection
(1) The Digital Visual Interface Specification (DVI) is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TFP403 is compliant with the DVI Specification Rev. 1.0.
2 High-bandwidth digital content protection (HDCP) is the system used for protecting DVI outputs from being copied. The TFP501 is TI’s DVI receiver with HDCP functionality.
3 The TFP403 has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.
PanelBus, PowerPAD, and EPIC-5 are trademarks of Texas Instruments.
The Texas Instruments TFP403 is a PanelBus™ flat panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP403 finds applications in any design requiring high-speed digital interface.
The TFP403 supports display resolutions up to 1080p and WUXGA in 24-bit true color pixel format. The TFP403 offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce.
PowerPAD advanced packaging technology results in best of class power dissipation, footprint, and ultralow ground inductance.
The TFP403 combines PanelBus™ circuit innovation with TIs advanced 0.18-µm EPIC-5™ CMOS process technology, along with PowerPAD™ package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TI PanelBus | 2011年 5月 5日 | |
| * | Errata | TFP101/A, TFP201/A, TFP401/A, TFP403 Data Sheet Errata | 2003年 6月 27日 | |
| Application note | TFPxxx FAQ (Rev. A) | 2019年 5月 2日 | ||
| Application note | How to Bridge HDMI/DVI to LVDS/OLDI (Rev. C) | 2018年 6月 7日 | ||
| Application note | TFP501/TFP403 Reference Design | 2003年 3月 18日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| HTQFP (PZP) | 100 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。