首頁
介面
UART
首頁
介面
UART

TL16C752D

現行

具有 64 位元組 FIFO 的雙路 UART

alarm通知 立即訂購
產品規格表

TL16C752D

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 2 FIFO (Byte) 64 Rx FIFO trigger levels (#) 16 Tx FIFO trigger levels (#) 16 Programmable FIFO trigger levels Yes CPU interface X86 Baud rate at Vcc = 2.5 V & with 16x sampling (max) (Mbps) 1.5 Baud rate at Vcc = 1.8 V & with 16x sampling (max) (Mbps) 1 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (Mbps) 2 Baud rate at Vcc = 5 V & with 16x sampling (max) (Mbps) 3 Operating voltage (V) 1.62 to 5.5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
Number of channels 2 FIFO (Byte) 64 Rx FIFO trigger levels (#) 16 Tx FIFO trigger levels (#) 16 Programmable FIFO trigger levels Yes CPU interface X86 Baud rate at Vcc = 2.5 V & with 16x sampling (max) (Mbps) 1.5 Baud rate at Vcc = 1.8 V & with 16x sampling (max) (Mbps) 1 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (Mbps) 2 Baud rate at Vcc = 5 V & with 16x sampling (max) (Mbps) 3 Operating voltage (V) 1.62 to 5.5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9
  • Pin Compatible With TL16C2550 With Enhanced Features Provided Through an Improved FIFO Register
  • Supports Wide Supply Voltage Range of 1.62 V to 5.5 V
    • 3 Mbps (48-MHz Oscillator Input Clock)
      at 5 V
    • 3 Mbps (48-MHz Oscillator Input Clock)
      at 3.3 V
    • 1.5 Mbps (24-MHz Oscillator Input Clock)
      at 2.5 V
    • 1 Mbps (16-MHz Oscillator Input Clock)
      at 1.8 V
  • Characterized for Operation from –40°C to 85°C
  • 64-Byte Transmit/Receive FIFO
  • Software-Selectable Baud-Rate Generator
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA, Interrupt Generation, and Software or Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon and Xoff Characters With Optional Xon Any Character
    • Programmable Auto-RTS and Auto-CTS-Modem Control Functions (CTS, RTS, DSR, DTR, RI, and CD)
  • DMA Signaling Capability for Both Received and Transmitted Data on PN Package
  • RS-485 Mode Support
  • Infrared Data Association (IrDA) Capability
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters With 1, 1.5, or 2 Stop Bit Generation
    • Even, Odd, or No Parity Bit Generation and Detection
  • False Start Bit and Line Break Detection
  • Internal Test and Loopback Capabilities
  • SC16C752B and XR16M752 Pin Compatible With Additional Enhancements
  • Pin Compatible With TL16C2550 With Enhanced Features Provided Through an Improved FIFO Register
  • Supports Wide Supply Voltage Range of 1.62 V to 5.5 V
    • 3 Mbps (48-MHz Oscillator Input Clock)
      at 5 V
    • 3 Mbps (48-MHz Oscillator Input Clock)
      at 3.3 V
    • 1.5 Mbps (24-MHz Oscillator Input Clock)
      at 2.5 V
    • 1 Mbps (16-MHz Oscillator Input Clock)
      at 1.8 V
  • Characterized for Operation from –40°C to 85°C
  • 64-Byte Transmit/Receive FIFO
  • Software-Selectable Baud-Rate Generator
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA, Interrupt Generation, and Software or Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon and Xoff Characters With Optional Xon Any Character
    • Programmable Auto-RTS and Auto-CTS-Modem Control Functions (CTS, RTS, DSR, DTR, RI, and CD)
  • DMA Signaling Capability for Both Received and Transmitted Data on PN Package
  • RS-485 Mode Support
  • Infrared Data Association (IrDA) Capability
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters With 1, 1.5, or 2 Stop Bit Generation
    • Even, Odd, or No Parity Bit Generation and Detection
  • False Start Bit and Line Break Detection
  • Internal Test and Loopback Capabilities
  • SC16C752B and XR16M752 Pin Compatible With Additional Enhancements

The TL16C752D is a dual universal asynchronous receiver transmitter (UART) with 64-byte FIFOs, automatic hardware and software flow control, and data rates up to 3 Mbps. The device offers enhanced features. It has a transmission character control register (TCR) that stores received FIFO threshold level to start or stop transmission during hardware and software flow control.

With the FIFO RDY register, the software gets the status of TXRDY or RXRDY for all two ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loop-back capability allows onboard diagnostics. The TL16C752D incorporates the functionality of two UARTs, each UART having its own register set and FIFOs.

The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the UART function is asynchronous communications element (ACE), and these terms are used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C752D device.

The TL16C752D is a dual universal asynchronous receiver transmitter (UART) with 64-byte FIFOs, automatic hardware and software flow control, and data rates up to 3 Mbps. The device offers enhanced features. It has a transmission character control register (TCR) that stores received FIFO threshold level to start or stop transmission during hardware and software flow control.

With the FIFO RDY register, the software gets the status of TXRDY or RXRDY for all two ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loop-back capability allows onboard diagnostics. The TL16C752D incorporates the functionality of two UARTs, each UART having its own register set and FIFOs.

The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the UART function is asynchronous communications element (ACE), and these terms are used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C752D device.
filter 尋找其它 UART
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品，相較於所比較的裝置，具備升級功能
TL16C752D-Q1 現行 具 64 位元組 FIFO 的車用雙 UART Q1 version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TL16C752D Dual UART With 64-Byte FIFO datasheet (Rev. C) PDF | HTML 2017年 6月 12日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

TL16C752B PT PKG IBIS Model

SLLC271.ZIP (3 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片