首頁 介面 LIN 收發器
首頁
介面
LIN 收發器

TLIN2021A-Q1

現行

具抑制和喚醒功能的車用故障防護 LIN 收發器

立即訂購
產品規格表

TLIN2021A-Q1

現行
產品規格表 立即訂購

產品詳細資料

Protocols LIN Number of channels 1 Supply voltage (V) 4.5 to 48 Bus fault voltage (V) -60 to 60 Signaling rate (max) (bps) 20000 Rating Automotive
Protocols LIN Number of channels 1 Supply voltage (V) 4.5 to 48 Bus fault voltage (V) -60 to 60 Signaling rate (max) (bps) 20000 Rating Automotive
SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8 VSON (DRB) 8 9 mm² 3 x 3
  • AEC-Q100 (Grade 1) Qualified for automotive applications
  • Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO 17987–4 electrical physical layer (EPL) specification
  • Compliant to SAE J2602-1 LIN Network for Vehicle Applications
  • Functional Safety-Capable
  • Support for 12-V and 24-V applications
  • Wide input operational voltage range:
    • VSUP range from 4.5 V to 45 V
  • LIN transmit data rate up to 20 kbps
  • LIN receive data rate up to 100 kbps
  • Operating modes: Normal, Standby and Sleep
  • Low-power mode wake-up support with source recognition:
    • Remote wake-up over the LIN bus
    • Local wake-up via the WAKE pin
    • Local wake-up via EN
  • Integrated 45-kΩ LIN pull-up resistor
  • Control of system-level power using the INH pin
  • Power-up/down glitch-free operation on LIN bus and RXD output
  • Protection features: ±60 V LIN bus fault tolerant, 58 V load dump support, undervoltage protection on VSUP, TXD dominant state time-out, thermal shutdown, unpowered node or ground disconnection fail-safe at system level
  • Junction temperature from -40°C to 150°C
  • Available in 8-pin SOIC, VSON with wettable flanks, and SOT23 packages
  • AEC-Q100 (Grade 1) Qualified for automotive applications
  • Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO 17987–4 electrical physical layer (EPL) specification
  • Compliant to SAE J2602-1 LIN Network for Vehicle Applications
  • Functional Safety-Capable
  • Support for 12-V and 24-V applications
  • Wide input operational voltage range:
    • VSUP range from 4.5 V to 45 V
  • LIN transmit data rate up to 20 kbps
  • LIN receive data rate up to 100 kbps
  • Operating modes: Normal, Standby and Sleep
  • Low-power mode wake-up support with source recognition:
    • Remote wake-up over the LIN bus
    • Local wake-up via the WAKE pin
    • Local wake-up via EN
  • Integrated 45-kΩ LIN pull-up resistor
  • Control of system-level power using the INH pin
  • Power-up/down glitch-free operation on LIN bus and RXD output
  • Protection features: ±60 V LIN bus fault tolerant, 58 V load dump support, undervoltage protection on VSUP, TXD dominant state time-out, thermal shutdown, unpowered node or ground disconnection fail-safe at system level
  • Junction temperature from -40°C to 150°C
  • Available in 8-pin SOIC, VSON with wettable flanks, and SOT23 packages

The TLIN2021A-Q1 is a local interconnect network (LIN) physical layer transceiver. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol that supports automotive in-vehicle networking.

The TLIN2021A-Q1 transmitter supports data rates up to 20 kbps. The transceiver controls the state of the LIN bus via the TXD pin and reports the state of the bus on its open-drain RXD output pin. The device has a current-limited wave-shaping driver to reduce electromagnetic emissions (EME).

The TLIN2021A-Q1 is designed to support 12-V and 24-V applications with a wide input voltage operating range. The device supports low-power sleep mode, as well as wake-up from low-power mode through wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that can be present on a node through the device INH output pin.

The TLIN2021A-Q1 is a local interconnect network (LIN) physical layer transceiver. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol that supports automotive in-vehicle networking.

The TLIN2021A-Q1 transmitter supports data rates up to 20 kbps. The transceiver controls the state of the LIN bus via the TXD pin and reports the state of the bus on its open-drain RXD output pin. The device has a current-limited wave-shaping driver to reduce electromagnetic emissions (EME).

The TLIN2021A-Q1 is designed to support 12-V and 24-V applications with a wide input voltage operating range. The device supports low-power sleep mode, as well as wake-up from low-power mode through wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that can be present on a node through the device INH output pin.
filter 尋找其它 LIN 收發器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TLIN1021A-Q1 現行 具抑制和喚醒功能的車用故障防護 LIN 收發器 45-V bus fault

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TLIN2021A-Q1 Fault-Protected LIN Transceiver with Inhibit and Wake datasheet (Rev. A) PDF | HTML 2022年 4月 6日
Functional safety information TLIN2021A-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA PDF | HTML 2021年 1月 25日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TLIN1021DEVM — 具有喚醒與 INH 的 TLIN1021-Q1 本機互連網路 (LIN) 收發器評估模組

This EVM can be used to evaluate the TLINx021 family of devices. The LIN bus is easily accessed via the J3 and J5 connectora, along with VBAT and GND to make easy connections to real LIN systems. All logic signals are available through headers and test points, and modes are easily transitioned (...)
使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
SOT-23-THN (DDF) 8 Ultra Librarian
VSON (DRB) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片