首頁 電源管理 AC/DC 和 DC/DC 控制器 (外部 FET)
首頁
電源管理
AC/DC 和 DC/DC 控制器 (外部 FET)

TPS53626

現行

適用 VR13 CPU VCORE 和 DDR 記憶體的 2 相 D-CAP+&trade 降壓控制器

立即訂購
產品規格表

TPS53626

現行
產品規格表 立即訂購

產品詳細資料

Vin (min) (V) 4.5 Vin (max) (V) 28 Iout (max) (A) 70 Operating temperature range (°C) -40 to 105 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 1.52 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, Output discharge, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, SVID, Synchronous Rectification Iq (typ) (µA) 3500 Duty cycle (max) (%) 30 Number of phases 2
Vin (min) (V) 4.5 Vin (max) (V) 28 Iout (max) (A) 70 Operating temperature range (°C) -40 to 105 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 1.52 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, Output discharge, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, SVID, Synchronous Rectification Iq (typ) (µA) 3500 Duty cycle (max) (%) 30 Number of phases 2
VQFN (RSM) 32 16 mm² 4 x 4
  • Intel VR13 Serial VID (SVID) Compliant
  • 1- or 2-Phase Operation
  • Default Configuration Mode for VR13 VCCIO and VMCP
  • Supports Both Droop and Non-Droop Applications
  • 8-Bit DAC with 5-mV Step
  • Output Range: 0.25 V to 1.52 V
  • Optimized Efficiency at Light and Heavy Loads
  • 8 Independent Levels of Overshoot Reduction (OSR) and Undershoot Reduction (USR)
  • Driverless Configuration for Efficient High-Frequency Switching
  • Supports Discrete, Power Block, Power Stage or DrMOS MOSFET Implementations
  • Accurate, Adjustable Voltage Positioning
  • 300-kHz to 1-MHz Frequency Selections
  • Patented AutoBalance Phase Balancing
  • Programmable ON-Pulse Extension for Load Transient Boost
  • Programmable Auto DCM and CCM Operation
  • Selectable 8-level Current Limit
  • 4.5-V to 28-V Conversion Voltage Range
  • Small, 4 mm × 4 mm, 32-Pin, VQFN PowerPad Package
  • Intel VR13 Serial VID (SVID) Compliant
  • 1- or 2-Phase Operation
  • Default Configuration Mode for VR13 VCCIO and VMCP
  • Supports Both Droop and Non-Droop Applications
  • 8-Bit DAC with 5-mV Step
  • Output Range: 0.25 V to 1.52 V
  • Optimized Efficiency at Light and Heavy Loads
  • 8 Independent Levels of Overshoot Reduction (OSR) and Undershoot Reduction (USR)
  • Driverless Configuration for Efficient High-Frequency Switching
  • Supports Discrete, Power Block, Power Stage or DrMOS MOSFET Implementations
  • Accurate, Adjustable Voltage Positioning
  • 300-kHz to 1-MHz Frequency Selections
  • Patented AutoBalance Phase Balancing
  • Programmable ON-Pulse Extension for Load Transient Boost
  • Programmable Auto DCM and CCM Operation
  • Selectable 8-level Current Limit
  • 4.5-V to 28-V Conversion Voltage Range
  • Small, 4 mm × 4 mm, 32-Pin, VQFN PowerPad Package

The TPS53626 device is a driverless, VR13 SVID compliant, synchronous buck controller.Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fasttransient response, lowest output capacitance and high efficiency. The device also supportssingle-phase operation in CCM or DCM for light-load efficiency boost. The device integrates a fullset of VR13 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 00h to 07h.Adjustable control of VOUT slew rate can be programmed as high as20mV/uS.

Paired with the TI NexFET Power Stage, this totalsolution delivers exceptionally high speed and low switching loss. The TPS53626 also offers four default modes that configure VCCIO and VMCP settings with one single external resistor to savecomponent count and board space.

The TPS53626 device package is a space saving, thermally enhanced 32-pin VQFN packagethat operates from –40°C to 105°C.

For all available packages, see the orderable addendum at the end of the document.

The TPS53626 device is a driverless, VR13 SVID compliant, synchronous buck controller.Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fasttransient response, lowest output capacitance and high efficiency. The device also supportssingle-phase operation in CCM or DCM for light-load efficiency boost. The device integrates a fullset of VR13 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 00h to 07h.Adjustable control of VOUT slew rate can be programmed as high as20mV/uS.

Paired with the TI NexFET Power Stage, this totalsolution delivers exceptionally high speed and low switching loss. The TPS53626 also offers four default modes that configure VCCIO and VMCP settings with one single external resistor to savecomponent count and board space.

The TPS53626 device package is a space saving, thermally enhanced 32-pin VQFN packagethat operates from –40°C to 105°C.

For all available packages, see the orderable addendum at the end of the document.
filter 尋找其它 AC/DC 和 DC/DC 控制器 (外部 FET)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet 2-Phase, D-CAP+™ Step-Down Controller for VR13 CPU VCORE and DDR Memory datasheet 2015年 7月 9日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RSM) 32 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片