TPS53685
- Input voltage range: 4.5 V to 17 V
- Output voltage range: 0.25 V to 5.5 V
- Dual output supporting N+M ≤ 8 phases, M ≤ 4 phases
- Native trans-inductor voltage regulator (TLVR) topology support
- AMD SVI3 compliant
- Enhanced D-CAP+™ control to provide superior transient performance with excellent dynamic current sharing
- Programmable loop compensations
- Flexible phase-firing sequencing
- Individual phase current calibrations and reports
- Dynamic phase shedding with programmable current threshold for optimizing efficiency at light and heavy loads
- Fast phase-adding for undershoot reduction
- Driverless configuration for efficient high-frequency switching
- Fully compatible with TI NexFET™ power stages for high-density solutions
- Accurate, adjustable voltage positioning
- Patented AutoBalance™ phase current balancing
- Selectable per-phase current limit
- PMBus™ system interface for telemetry of voltage, current, power, temperature, and fault conditions
- 5.00 × 5.00 mm, 40-pin, 0.4 mm pitch, QFN package
The TPS53685 is a fully AMD SVI3 compliant step-down controller with trans-inductor voltage regulator (TLVR) topology support, dual channels, built-in non-volatile memory (NVM), PMBus™ interface, and full compatible with TI NexFET™ smart power stages. Advanced control features such as D-CAP+™ architecture with undershoot reduction (USR) provide fast transient response and good current sharing, minimizing output capacitance requirements. The device also provides a novel phase interleaving strategy and dynamic phase shedding for efficiency improvements at different loads. Adjustable control of VCORE slew rate and voltage positioning work with the AMD SVI3 features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.
The TPS53685 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.
索取更多資訊
提供完整產品規格表和其他資訊。立即索取
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TPS53685 Dual-Channel (N + M ≤ 8 phase) D-CAP+, Step-Down, Multiphase Controller with AMD-SVI3 and PMBus Interfaces datasheet | PDF | HTML | 2022年 5月 31日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
WQFN (RSB) | 40 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點