TPS53685

現行

具適用於 AMD 平台的 SVI3 及 PMBus 的八相數位降壓式多相控制器

產品詳細資料

Vin (min) (V) 4.5 Vin (max) (V) 17 Iout (max) (A) 765 Operating temperature range (°C) -40 to 105 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, Multiple Outputs, Output discharge, PMBus, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, Synchronous Rectification, UVLO adjustable, Voltage Margining Iq (typ) (µA) 60000 Number of phases 8
Vin (min) (V) 4.5 Vin (max) (V) 17 Iout (max) (A) 765 Operating temperature range (°C) -40 to 105 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, Multiple Outputs, Output discharge, PMBus, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, Synchronous Rectification, UVLO adjustable, Voltage Margining Iq (typ) (µA) 60000 Number of phases 8
WQFN (RSB) 40 25 mm² 5 x 5
  • Input voltage range: 4.5 V to 17 V
  • Output voltage range: 0.25 V to 5.5 V
  • Dual output supporting N+M ≤ 8 phases, M ≤ 4 phases
  • Native trans-inductor voltage regulator (TLVR) topology support
  • AMD SVI3 compliant
  • Enhanced D-CAP+™ control to provide superior transient performance with excellent dynamic current sharing
  • Programmable loop compensations
  • Flexible phase-firing sequencing
  • Individual phase current calibrations and reports
  • Dynamic phase shedding with programmable current threshold for optimizing efficiency at light and heavy loads
  • Fast phase-adding for undershoot reduction
  • Driverless configuration for efficient high-frequency switching
  • Fully compatible with TI NexFET™ power stages for high-density solutions
  • Accurate, adjustable voltage positioning
  • Patented AutoBalance™ phase current balancing
  • Selectable per-phase current limit
  • PMBus™ system interface for telemetry of voltage, current, power, temperature, and fault conditions
  • 5.00 × 5.00 mm, 40-pin, 0.4 mm pitch, QFN package
  • Input voltage range: 4.5 V to 17 V
  • Output voltage range: 0.25 V to 5.5 V
  • Dual output supporting N+M ≤ 8 phases, M ≤ 4 phases
  • Native trans-inductor voltage regulator (TLVR) topology support
  • AMD SVI3 compliant
  • Enhanced D-CAP+™ control to provide superior transient performance with excellent dynamic current sharing
  • Programmable loop compensations
  • Flexible phase-firing sequencing
  • Individual phase current calibrations and reports
  • Dynamic phase shedding with programmable current threshold for optimizing efficiency at light and heavy loads
  • Fast phase-adding for undershoot reduction
  • Driverless configuration for efficient high-frequency switching
  • Fully compatible with TI NexFET™ power stages for high-density solutions
  • Accurate, adjustable voltage positioning
  • Patented AutoBalance™ phase current balancing
  • Selectable per-phase current limit
  • PMBus™ system interface for telemetry of voltage, current, power, temperature, and fault conditions
  • 5.00 × 5.00 mm, 40-pin, 0.4 mm pitch, QFN package

The TPS53685 is a fully AMD SVI3 compliant step-down controller with trans-inductor voltage regulator (TLVR) topology support, dual channels, built-in non-volatile memory (NVM), PMBus™ interface, and full compatible with TI NexFET™ smart power stages. Advanced control features such as D-CAP+™ architecture with undershoot reduction (USR) provide fast transient response and good current sharing, minimizing output capacitance requirements. The device also provides a novel phase interleaving strategy and dynamic phase shedding for efficiency improvements at different loads. Adjustable control of VCORE slew rate and voltage positioning work with the AMD SVI3 features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.

The TPS53685 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.

The TPS53685 is a fully AMD SVI3 compliant step-down controller with trans-inductor voltage regulator (TLVR) topology support, dual channels, built-in non-volatile memory (NVM), PMBus™ interface, and full compatible with TI NexFET™ smart power stages. Advanced control features such as D-CAP+™ architecture with undershoot reduction (USR) provide fast transient response and good current sharing, minimizing output capacitance requirements. The device also provides a novel phase interleaving strategy and dynamic phase shedding for efficiency improvements at different loads. Adjustable control of VCORE slew rate and voltage positioning work with the AMD SVI3 features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.

The TPS53685 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.

下載 觀看有字幕稿的影片 影片
資訊

索取更多資訊

提供完整產品規格表和其他資訊。立即索取

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
TPS536C5 現行 具適用於 AMD 平台的 SVI3 及 PMBus 的 12 相數位降壓式多相控制器 TPS536C5 has higher phase count of 12 compared to TPS53685 which has eight phases

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TPS53685 Dual-Channel (N + M ≤ 8 phase) D-CAP+, Step-Down, Multiphase Controller with AMD-SVI3 and PMBus Interfaces datasheet PDF | HTML 2022年 5月 31日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RSB) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片