인터페이스 LVDS, M-LVDS 및 PECL

SN65LVCP40

구형

DC-4Gbps 듀얼 1:2 멀티플렉서/리피터/이퀄라이저

제품 상세 정보

Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL, VML Number of transmitters 6 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (Mbps) 4000 Input signal CML, LVDS, LVPECL Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL, VML Number of transmitters 6 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (Mbps) 4000 Input signal CML, LVDS, LVPECL Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
  • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
  • Integration of Two-Serial Port
  • Selectable Loopback
  • Typical Power Consumption 650 mW
  • 30-ps Deterministic Jitter
  • On-Chip 100- Receiver and Driver Differential Termination Resistors Eliminate External Components and Reflection from Stubs
  • 3.3-V Nominal Power Supply
  • 48-Terminal QFN (Quad Flatpack) 7mm × 7 mm × 1 mm, 0.5-mm Terminal Pitch
  • Temperature Range: -40°C to 85°C
  • APPLICATIONS
    • Bidirectional Link Replicator
    • Signal Conditioner
    • XAUI 802.3ae Protocol Backplane Redundancy
    • Host Adapter (Applications With Internal and External Connection to SERDES)
    • Signaling Rates DC to 4 Gbps Including XAUI, GbE, FC, HDTV

  • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
  • Integration of Two-Serial Port
  • Selectable Loopback
  • Typical Power Consumption 650 mW
  • 30-ps Deterministic Jitter
  • On-Chip 100- Receiver and Driver Differential Termination Resistors Eliminate External Components and Reflection from Stubs
  • 3.3-V Nominal Power Supply
  • 48-Terminal QFN (Quad Flatpack) 7mm × 7 mm × 1 mm, 0.5-mm Terminal Pitch
  • Temperature Range: -40°C to 85°C
  • APPLICATIONS
    • Bidirectional Link Replicator
    • Signal Conditioner
    • XAUI 802.3ae Protocol Backplane Redundancy
    • Host Adapter (Applications With Internal and External Connection to SERDES)
    • Signaling Rates DC to 4 Gbps Including XAUI, GbE, FC, HDTV

The SN65LVCP40 is a signal conditioner and data multiplexer optimized for backplanes. Input equalization and programmable output preemphasis support data rates up to 4 Gbps. Common applications are redundancy switching, signal buffering, or performance improvements on legacy backplane hardware.

The SN65LVCP40 combines a pair of 1:2 buffers with a pair of 2:1 multiplexers (mux). Selectable switch-side loopback supports system testing. System interconnects and serial backplane applications of up to 4 Gbps are supported. Each of the two independent channels consists of a transmitter with a fan-out of two, and a receiver with a 2:1 input multiplexer.

The drivers provide four selectable levels of preemphasis to compensate for transmission line losses. The receivers incorporates receive equalization and compensates for input transmission line loss. This minimizes deterministic jitter in the link. The equalization is optimized to compensate for a FR-4 backplane trace with 5-dB, high-frequency loss between 375 MHz and 1.875 GHz. This corresponds to a 24-inch long FR-4 trace with 6-mil trace width.

This device operates from a single 3.3-V supply. The device has integrated 100- line impedance. The inputs and outputs may be ac coupled for best interconnectivity with other devices such as SERDES I/O or additional XAUI multiplexer buffer. With ac coupling, jitter is the lowest.

The SN65LVCP40 is packaged in a 7 mm × 7 mm × 1 mm QFN (quad flatpack no-lead) lead-free package, and is characterized for operation from -40°C to 85°C.

The SN65LVCP40 is a signal conditioner and data multiplexer optimized for backplanes. Input equalization and programmable output preemphasis support data rates up to 4 Gbps. Common applications are redundancy switching, signal buffering, or performance improvements on legacy backplane hardware.

The SN65LVCP40 combines a pair of 1:2 buffers with a pair of 2:1 multiplexers (mux). Selectable switch-side loopback supports system testing. System interconnects and serial backplane applications of up to 4 Gbps are supported. Each of the two independent channels consists of a transmitter with a fan-out of two, and a receiver with a 2:1 input multiplexer.

The drivers provide four selectable levels of preemphasis to compensate for transmission line losses. The receivers incorporates receive equalization and compensates for input transmission line loss. This minimizes deterministic jitter in the link. The equalization is optimized to compensate for a FR-4 backplane trace with 5-dB, high-frequency loss between 375 MHz and 1.875 GHz. This corresponds to a 24-inch long FR-4 trace with 6-mil trace width.

This device operates from a single 3.3-V supply. The device has integrated 100- line impedance. The inputs and outputs may be ac coupled for best interconnectivity with other devices such as SERDES I/O or additional XAUI multiplexer buffer. With ac coupling, jitter is the lowest.

The SN65LVCP40 is packaged in a 7 mm × 7 mm × 1 mm QFN (quad flatpack no-lead) lead-free package, and is characterized for operation from -40°C to 85°C.

다운로드

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
1개 모두 보기
유형 직함 날짜
* Data sheet DC to 4-GBPS Dual 1:2 Multiplexer/Repeater/Equalizer datasheet (Rev. D) 2006/02/10

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치