UCC27516
- Low-Cost Gate-Driver Device Offering Superior Replacement
of NPN and PNP Discrete Solutions - 4-A Peak-Source and 4-A Peak-Sink Symmetrical Drive
- Fast Propagation Delays (13-ns Typical)
- Fast Rise and Fall Times (9-ns and 7-ns Typical)
- 4.5 to 18-V Single-Supply Range
- Outputs Held Low During VDD UVLO (Ensures Glitch-Free
Operation at Power Up and Power Down) - TTL and CMOS Compatible Input-Logic Threshold (Independent
of Supply Voltage) - Hysteretic-Logic Thresholds for High-Noise Immunity
- Dual Input Design (Choice of an Inverting (IN– pin) or
Noninverting (IN+ Pin) Driver Configuration)- Unused Input Pin Can Be Used for Enable or Disable Function
- Output Held Low When Input Pins Are Floating
- Input Pin Absolute Maximum Voltage Levels Not Restricted
by VDD Pin Bias Supply Voltage - Operating Temperature Range of –40°C to 140°C
- 5-Pin DBV (SOT-23) and 6-Pin DRS (3-mm ×
3-mm WSON With Exposed Thermal Pad) Package Options
The UCC27516 and UCC27517 single-channel, high-speed, low-side gate driver devices can effectively drive MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC27516 and UCC27517 can source and sink high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay, typically 13 ns.
The UCC27516 and UCC27517 provides 4-A source, 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.
The UCC27516 and UCC27517 are designed to operate over a wide VDD range of 4.5 to 18 V and wide temperature range of –40°C to 140°C. Internal undervoltage lockout (UVLO) circuitry on the VDD pin holds output low outside VDD operating range. The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power semiconductor devices.
The UCC27516 and UCC27517 devices feature a dual-input design which offers flexibility of implementing both inverting (IN– pin) and noninverting (IN+ pin) configurations with the same device. Either the IN+ or IN– pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable function. For safety purpose, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when input pins are in floating condition. Hence the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.
The input pin threshold of the UCC27516 and UCC27517 devices are based on TTL and CMOS compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | UCC2751x Single-Channel, High-Speed, Low-Side Gate Driver (With 4-A Peak Source and 4-A Peak Sink) datasheet (Rev. D) | PDF | HTML | 2014/12/31 |
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/02/28 | ||
| Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 2020/02/28 | ||
| More literature | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 2018/10/29 | ||
| Application brief | Enable Function with Unused Differential Input | 2018/07/11 | ||
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018/06/25 | ||
| Application brief | Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole | 2018/03/16 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WSON (DRS) | 6 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.