DS25CP104A
- DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
- Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
- Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
- Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
- LOS Circuitry Detects Open Inputs Fault Condition
- On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
- 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 6 mm x 6 mm WQFN-40 Space Saving Package
All trademarks are the property of their respective owners.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 8 | 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | DS25CP104A/CP114 3.125 Gbps 4x4 LVDS Xpoint Sw w/Xmit Pre-Emp & Receive Equal datasheet (Rev. C) | 2013年 3月 4日 | |
| Selection guide | Broadcast and Professional Video Interface Solutions (Rev. E) | 2017年 4月 5日 | ||
| Application note | LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A) | 2013年 4月 29日 | ||
| Application note | AN-1957 LVDS Signal Conditioners Reduce Data-Dependent Jitter (Rev. A) | 2013年 4月 26日 | ||
| Application note | Triple Rate SDI IP FPGA Resource Utilization on SDXILEVK/AES-EXP-SDI-G Ref Dsgn (Rev. A) | 2013年 4月 26日 | ||
| EVM User's guide | 3.125 Gbps 4x4 LVDS Crosspoint Switch Evaluation Board | 2012年 1月 25日 | ||
| Application note | DS25CP104 in 3G SDI Router Application | 2008年 8月 20日 | ||
| Application note | A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video | 2008年 3月 18日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RTA) | 40 | Ultra Librarian |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。