首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC
最新

DS90LVRA2-Q1

現行

車用、1.8V 至 3.6V、600Mbps LVDS 雙差動線路接收器

立即訂購
產品規格表

DS90LVRA2-Q1

現行
產品規格表 立即訂購

產品詳細資料

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Supply voltage (V) 1.8, 3.3 Signaling rate (Mbps) 600 Input signal LVDS Output signal CMOS, LVCMOS, LVTTL, TTL Rating Automotive Operating temperature range (°C) -40 to 105
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Supply voltage (V) 1.8, 3.3 Signaling rate (Mbps) 600 Input signal LVDS Output signal CMOS, LVCMOS, LVTTL, TTL Rating Automotive Operating temperature range (°C) -40 to 105
WSON (DEM) 8 4 mm² 2 x 2
  • AEC-Q100 and AEC-Q006 qualified for automotive applications
    • Temperature grade 2: −40°C to +105°C
  • 600Mbps (300MHz) switching rates
  • 50ps differential skew (typical)
  • 0.1ns channel-to-channel skew (typical)
  • Supports 1.8V to 3.3V power supply
  • Flow-through pinout
  • Power down high impedance on LVDS inputs
  • Output slew rate control
  • LVDS inputs accept LVDS/CML/LVPECL signals
  • Conforms to ANSI/TIA/EIA-644 standard
  • Pin compatible with DS90LV028A-Q1
  • AEC-Q100 and AEC-Q006 qualified for automotive applications
    • Temperature grade 2: −40°C to +105°C
  • 600Mbps (300MHz) switching rates
  • 50ps differential skew (typical)
  • 0.1ns channel-to-channel skew (typical)
  • Supports 1.8V to 3.3V power supply
  • Flow-through pinout
  • Power down high impedance on LVDS inputs
  • Output slew rate control
  • LVDS inputs accept LVDS/CML/LVPECL signals
  • Conforms to ANSI/TIA/EIA-644 standard
  • Pin compatible with DS90LV028A-Q1

The DS90LVRA2-Q1 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates, and CMOS output with slew rate control. The device is designed to support data rates of 600Mbps (300MHz) utilizing low voltage differential signaling (LVDS) technology.

The DS90LVRA2-Q1 accepts low voltage (350mV typical) differential input signals and translates them from 1.8V to 3.3V CMOS output levels depending on power supply voltage. The DS90LVRA2-Q1 has a flow-through design for easy PCB layout.

The DS90LVRA2-Q1 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

The DS90LVRA2-Q1 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates, and CMOS output with slew rate control. The device is designed to support data rates of 600Mbps (300MHz) utilizing low voltage differential signaling (LVDS) technology.

The DS90LVRA2-Q1 accepts low voltage (350mV typical) differential input signals and translates them from 1.8V to 3.3V CMOS output levels depending on power supply voltage. The DS90LVRA2-Q1 has a flow-through design for easy PCB layout.

The DS90LVRA2-Q1 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet DS90LVRA2-Q1 Automotive LVDS Dual Differential Line Receiver datasheet PDF | HTML 2023年 12月 14日
Application brief Level Shift No More: Support Low Voltage I/O Signals into a FPGA, Processor, or ASIC (Rev. A) PDF | HTML 2024年 8月 15日
Application brief Enabling LVDS Links for Low Power FPGAs, Processors, and ASIC Implementations (Rev. A) PDF | HTML 2024年 3月 25日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90LVRA2EVM — 適用雙通道 LVDS 接收器的 DS90LVRA2 評估模組

DS90LVRA2 EVM 是一款專為德州儀器 DS90LVRA2 LVDS 雙差動線路接收器性能與功能評估而設計的評估模組。

使用者可運用此套件快速評估 DS90LVRA2 支援的輸出波形特性和訊號完整性。SMA 允許存取 DS90LVRA2 輸入和輸出，也可幫助與實驗室設備或使用者系統的連接，以進行性能評估。

使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WSON (DEM) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片