產品詳細資料

CPU 3x C29 (Lockstep Capable) Frequency (MHz) 200 Flash memory (kByte) 4864 RAM (kByte) 452 ADC resolution (bps) 12, 16 Total processing (MIPS) 1200 Features AES, Byte addressable, Configurable logic block, EVITA-Full HSM, FPU64, HRPWM, Hardware encryption (AES/DES/SHA/MD5), Lockstep, Safety and security unit, TMU, Watchdog timer UART 6 CAN (#) 6 (CAN-FD) Sigma-delta filter 16 PWM (Ch) 36 TI functional safety category Functional Safety-Compliant Number of ADC channels 44, 54, 80 SPI 5 QEP 6 USB 0 Operating temperature range (°C) -40 to 125 Rating Catalog Communication interface CAN FD, FSI, I2C, LIN, PMBUS, SENT, SPI, UART, USB
CPU 3x C29 (Lockstep Capable) Frequency (MHz) 200 Flash memory (kByte) 4864 RAM (kByte) 452 ADC resolution (bps) 12, 16 Total processing (MIPS) 1200 Features AES, Byte addressable, Configurable logic block, EVITA-Full HSM, FPU64, HRPWM, Hardware encryption (AES/DES/SHA/MD5), Lockstep, Safety and security unit, TMU, Watchdog timer UART 6 CAN (#) 6 (CAN-FD) Sigma-delta filter 16 PWM (Ch) 36 TI functional safety category Functional Safety-Compliant Number of ADC channels 44, 54, 80 SPI 5 QEP 6 USB 0 Operating temperature range (°C) -40 to 125 Rating Catalog Communication interface CAN FD, FSI, I2C, LIN, PMBUS, SENT, SPI, UART, USB
HTQFP (PTS) 176 484 mm² 22 x 22 HTQFP (RFS) 144 324 mm² 18 x 18 NFBGA (ZEX) 256 169 mm² 13 x 13

Real-time Processing

  • Three C29x 64-bit CPUs (CPU1, CPU2, CPU3) running at 200MHz
    • 2x signal chain performance versus C28x with improved pipeline
    • Split lock and lockstep operating modes
  • C29x CPU architecture
    • Byte addressability
    • High-performance real-time control with low latency
    • High-performance DSP and general-purpose processing capabilities
    • VLIW CPU executes 1 to 8 instructions in parallel
    • Fully protected pipeline
    • 8/16/32/64-bit single-cycle memory operations, up to two 64-bit memory reads and one 64-bit memory write in a single-cycle
    • IEEE 32-bit and 64-bit floating operations
    • 32-bit and 64-bit trigonometric operations
    • HW interrupt prioritization and nesting
    • 11-cycle real-time interrupt response
    • Atomic operations with memory protection
    • Multi safe island code execution managed in hardware

Memory

  • 4MB of CPU-mappable flash (ECC-protected) capable of supporting Firmware Over the Air (FOTA) with A/B swap and LFU
  • 256KB of Data-only Flash (ECC-protected)
  • 452KB of RAM (ECC-protected)
  • Dedicated 512KB Flash and 36KB RAM memories for HSM (ECC-protected)
  • Built in ECC logic for system-wide safety

Safety Peripherals

  • CPU1 and CPU2 splitlock and lockstep support
  • Logic Power-On Self-Test (LPOST)
  • Memory Power-On Self-Test (MPOST)
  • Error and Signaling Module (ESM)
  • Dual-clock Comparator (DCC)
  • Waveform Analyzer and Diagnostics (WADI)
  • Context-sensitive Memory and Peripheral Protection with SSU
  • Safety Interconnect (SIC)
  • Functional Safety-Compliant targeted
    • Developed for functional safety applications
    • Documentation will be available to aid ISO 26262 and IEC 61508; system design will be available upon production release
    • Systematic capability up to ASIL D and SIL 3 targeted
    • Hardware capability up to ASIL D and SIL 3 targeted
  • Safety-related certification
    • ISO 26262 certification up to ASIL D and IEC 61508 SIL 3 by TÜV SÜD planned

Security

  • Hardware Security Module (HSM)
    • Independently running Arm Cortex-M4 based security controller subsystem at 100MHz
    • 512KB of flash (ECC-protected)
    • 36KB of RAM (ECC-protected)
    • Secure key storage
    • Secure BOOT
    • Secure Debug
    • Dedicated 8-channel Real-Time Direct Memory Access (RTDMA) controller
    • EVITA-full support
    • FOTA with A/B swap
    • Hardware cryptographic accelerators
      • Asymmetric cryptography - RSA, ECC, SM2
      • Symmetric cryptography - AES, SM4
      • Hash operations - SHA2, HMAC, SM3
      • True Random Number Generator
  • Safety and Security Unit (SSU)
    • Advanced Real-Time Safety and Security
      • 64 Memory Access Protection Ranges per CPU
      • Up to 15 user LINKs and 7 stack pointers per CPU for hardware code isolation
      • Power-on Self-test (POST) capability
      • FOTA and LFU support with rollback control

Analog Subsystem

  • Five Analog-to-Digital Converters (ADCs)
    • Two 16-bit ADCs, 1.19MSPS each
    • Three 12-bit ADCs, 3.92MSPS each
    • Up to 80 single-ended or 16 differential inputs
    • 40 redundant input channels for flexibility
    • Separate sample-and-hold (S/H) on each ADC for simultaneous sampling
    • Hardware post-processing of conversions
    • Hardware oversampling (up to 128x) and undersampling modes, with accumulation, averaging and outlier rejection
    • Programmable delay from SOC trigger to start of conversion
    • Automatic comparison of conversion results for functional safety applications
  • 12 windowed comparators with 12-bit Digital-to-Analog Converter (DAC) references
    • Connection options for internal temperature sensor and ADC reference
  • Two 12-bit buffered DAC outputs

Control Peripherals

  • 36 Pulse Width Modulator (PWM) channels, all with high-resolution capability (HRPWM)
    • Minimum Dead-Band Logic (MINDB)
    • Illegal Combo Logic (ICL) for standard and high resolution
    • Diode Emulation (DE) support
    • Multilevel shadowing on XCMP
  • Six Enhanced Capture (eCAP) modules
    • High-resolution Capture (HRCAP) available on two of the six eCAP modules
    • Two new monitor units for edge, pulse width and period that can be coupled with ePWM strobes and trip events
    • Increased 256 multiplexed capture inputs
    • New ADC SOC generation capability
  • Six Enhanced Quadrature Encoder Pulse (eQEP) modules
  • 16 Sigma-Delta Filter Module (SDFM) input channels, 2 independent filters per channel
  • Embedded Pattern Generator (EPG)
  • Configurable Logic Block (CLB)
    • Six tiles
    • Augments existing peripheral capability
    • Supports position manager solutions

Communications Peripherals

  • EtherCAT SubordinateDevice (or SubDevice) Controller (ESC)
  • Fast Serial Interface (FSI) with four transmitters and four receivers
  • Five high-speed (up to 50MHz) SPI ports (pin-bootable)
  • Six High-Speed Universal Asynchronous Receiver/Transmitters (UARTs) (pin-bootable)
  • Two I2C interfaces (pin-bootable)
  • Two Local Interconnect Network (LIN) (supports SCI)
  • Power-Management Bus (PMBus) interface (supports I2C)
  • Six Single Edge Nibble Transmission interface (SENT)
  • Six Controller Area Networks with Flexible Data Rate (CAN FD/MCAN) (pin-bootable)

Systems Peripherals

  • External Memory Interface (EMIF) with ASRAM and SDRAM support
  • Two 10-channel Real-Time Direct Memory Access (RTDMA) controllers with MPU
  • Up to 190 usable signal pins
    • 136 General-Purpose Input/Output (GPIO) pins
    • 80 analog pins (26 AGPIOs included in GPIOs)
  • Peripheral Interrupt Priority and Expansion (PIPE)
  • Low-power mode (LPM) support
  • Embedded Real-time Analysis and Diagnostic (ERAD)

Clock and System Control

  • On-chip crystal oscillator
  • Windowed watchdog timer module
  • Missing clock detection circuitry
  • 1.2V core, 3.3V I/O design
    • Internal VREG for 1.2V generation
    • Brownout reset (BOR) circuit

Package Options:

  • Lead-free, green packaging
  • 256-ball New Fine Pitch Ball Grid Array (nFBGA) [ZEX suffix], 13mm x 13mm/0.8mm pitch
  • 176-pin Thermally Enhanced Thin Quad Flatpack (HTQFP) [PTS suffix], 22mm x 22mm/0.4mm pitch
  • 144-pin HTQFP [RFS suffix],18mm x 18mm/0.4mm pitch
  • 100-pin HTQFP [PZS suffix],14mm x 14mm/0.4mm pitch

Temperature

  • Ambient (TA): –40°C to 125°C

Real-time Processing

  • Three C29x 64-bit CPUs (CPU1, CPU2, CPU3) running at 200MHz
    • 2x signal chain performance versus C28x with improved pipeline
    • Split lock and lockstep operating modes
  • C29x CPU architecture
    • Byte addressability
    • High-performance real-time control with low latency
    • High-performance DSP and general-purpose processing capabilities
    • VLIW CPU executes 1 to 8 instructions in parallel
    • Fully protected pipeline
    • 8/16/32/64-bit single-cycle memory operations, up to two 64-bit memory reads and one 64-bit memory write in a single-cycle
    • IEEE 32-bit and 64-bit floating operations
    • 32-bit and 64-bit trigonometric operations
    • HW interrupt prioritization and nesting
    • 11-cycle real-time interrupt response
    • Atomic operations with memory protection
    • Multi safe island code execution managed in hardware

Memory

  • 4MB of CPU-mappable flash (ECC-protected) capable of supporting Firmware Over the Air (FOTA) with A/B swap and LFU
  • 256KB of Data-only Flash (ECC-protected)
  • 452KB of RAM (ECC-protected)
  • Dedicated 512KB Flash and 36KB RAM memories for HSM (ECC-protected)
  • Built in ECC logic for system-wide safety

Safety Peripherals

  • CPU1 and CPU2 splitlock and lockstep support
  • Logic Power-On Self-Test (LPOST)
  • Memory Power-On Self-Test (MPOST)
  • Error and Signaling Module (ESM)
  • Dual-clock Comparator (DCC)
  • Waveform Analyzer and Diagnostics (WADI)
  • Context-sensitive Memory and Peripheral Protection with SSU
  • Safety Interconnect (SIC)
  • Functional Safety-Compliant targeted
    • Developed for functional safety applications
    • Documentation will be available to aid ISO 26262 and IEC 61508; system design will be available upon production release
    • Systematic capability up to ASIL D and SIL 3 targeted
    • Hardware capability up to ASIL D and SIL 3 targeted
  • Safety-related certification
    • ISO 26262 certification up to ASIL D and IEC 61508 SIL 3 by TÜV SÜD planned

Security

  • Hardware Security Module (HSM)
    • Independently running Arm Cortex-M4 based security controller subsystem at 100MHz
    • 512KB of flash (ECC-protected)
    • 36KB of RAM (ECC-protected)
    • Secure key storage
    • Secure BOOT
    • Secure Debug
    • Dedicated 8-channel Real-Time Direct Memory Access (RTDMA) controller
    • EVITA-full support
    • FOTA with A/B swap
    • Hardware cryptographic accelerators
      • Asymmetric cryptography - RSA, ECC, SM2
      • Symmetric cryptography - AES, SM4
      • Hash operations - SHA2, HMAC, SM3
      • True Random Number Generator
  • Safety and Security Unit (SSU)
    • Advanced Real-Time Safety and Security
      • 64 Memory Access Protection Ranges per CPU
      • Up to 15 user LINKs and 7 stack pointers per CPU for hardware code isolation
      • Power-on Self-test (POST) capability
      • FOTA and LFU support with rollback control

Analog Subsystem

  • Five Analog-to-Digital Converters (ADCs)
    • Two 16-bit ADCs, 1.19MSPS each
    • Three 12-bit ADCs, 3.92MSPS each
    • Up to 80 single-ended or 16 differential inputs
    • 40 redundant input channels for flexibility
    • Separate sample-and-hold (S/H) on each ADC for simultaneous sampling
    • Hardware post-processing of conversions
    • Hardware oversampling (up to 128x) and undersampling modes, with accumulation, averaging and outlier rejection
    • Programmable delay from SOC trigger to start of conversion
    • Automatic comparison of conversion results for functional safety applications
  • 12 windowed comparators with 12-bit Digital-to-Analog Converter (DAC) references
    • Connection options for internal temperature sensor and ADC reference
  • Two 12-bit buffered DAC outputs

Control Peripherals

  • 36 Pulse Width Modulator (PWM) channels, all with high-resolution capability (HRPWM)
    • Minimum Dead-Band Logic (MINDB)
    • Illegal Combo Logic (ICL) for standard and high resolution
    • Diode Emulation (DE) support
    • Multilevel shadowing on XCMP
  • Six Enhanced Capture (eCAP) modules
    • High-resolution Capture (HRCAP) available on two of the six eCAP modules
    • Two new monitor units for edge, pulse width and period that can be coupled with ePWM strobes and trip events
    • Increased 256 multiplexed capture inputs
    • New ADC SOC generation capability
  • Six Enhanced Quadrature Encoder Pulse (eQEP) modules
  • 16 Sigma-Delta Filter Module (SDFM) input channels, 2 independent filters per channel
  • Embedded Pattern Generator (EPG)
  • Configurable Logic Block (CLB)
    • Six tiles
    • Augments existing peripheral capability
    • Supports position manager solutions

Communications Peripherals

  • EtherCAT SubordinateDevice (or SubDevice) Controller (ESC)
  • Fast Serial Interface (FSI) with four transmitters and four receivers
  • Five high-speed (up to 50MHz) SPI ports (pin-bootable)
  • Six High-Speed Universal Asynchronous Receiver/Transmitters (UARTs) (pin-bootable)
  • Two I2C interfaces (pin-bootable)
  • Two Local Interconnect Network (LIN) (supports SCI)
  • Power-Management Bus (PMBus) interface (supports I2C)
  • Six Single Edge Nibble Transmission interface (SENT)
  • Six Controller Area Networks with Flexible Data Rate (CAN FD/MCAN) (pin-bootable)

Systems Peripherals

  • External Memory Interface (EMIF) with ASRAM and SDRAM support
  • Two 10-channel Real-Time Direct Memory Access (RTDMA) controllers with MPU
  • Up to 190 usable signal pins
    • 136 General-Purpose Input/Output (GPIO) pins
    • 80 analog pins (26 AGPIOs included in GPIOs)
  • Peripheral Interrupt Priority and Expansion (PIPE)
  • Low-power mode (LPM) support
  • Embedded Real-time Analysis and Diagnostic (ERAD)

Clock and System Control

  • On-chip crystal oscillator
  • Windowed watchdog timer module
  • Missing clock detection circuitry
  • 1.2V core, 3.3V I/O design
    • Internal VREG for 1.2V generation
    • Brownout reset (BOR) circuit

Package Options:

  • Lead-free, green packaging
  • 256-ball New Fine Pitch Ball Grid Array (nFBGA) [ZEX suffix], 13mm x 13mm/0.8mm pitch
  • 176-pin Thermally Enhanced Thin Quad Flatpack (HTQFP) [PTS suffix], 22mm x 22mm/0.4mm pitch
  • 144-pin HTQFP [RFS suffix],18mm x 18mm/0.4mm pitch
  • 100-pin HTQFP [PZS suffix],14mm x 14mm/0.4mm pitch

Temperature

  • Ambient (TA): –40°C to 125°C

The F29H85x and F29P58x are members of the C2000™ real-time microcontroller family of scalable, ultra-low latency devices designed for efficiency in power electronics, including but not limited to: high power density, high switching frequencies, and supporting the use of GaN and SiC technologies.

These include such applications as:

The real-time control subsystem has up to three 200MHz C29x DSP cores. The C29x supports 32-bit and 64-bit floating- and fixed-point signal-processing running from on-chip flash or RAM. The C29x CPU is boosted by trigonometric math instructions, speeding up common algorithms key to real-time control systems.

Many features are included to support a system-level ASIL-D functional safety solution. The C29x CPU1 and CPU2 cores can be put in lockstep for detection of permanent and transient faults. Logic Power-On Self-Test (LPOST) and Memory Power-On Self-Test (MPOST) provide start-up detection of latent faults. Safe interconnects provide fault detection between the CPU and the peripherals. The ADC safety checker compares ADC conversion results from multiple ADC modules without additional CPU cycles. The Waveform Analyzer and Diagnostic (WADI) can monitor multiple signals for proper operation and take action to ensure a safe state is maintained. The device architecture features a Safe Interconnect (SIC) for end-to-end code and data safety, with CPU-based ECC protection for all memories and peripheral endpoints.

Hardware Security Manager (HSM) provides EVITA-full security support. Features include Secure Boot, secure storage and keyring support, secure debug authentication, and cryptographic accelerator engines. The HSM enables secure key and code provisioning in untrusted factory environments, and supports Firmware-Over-The-Air updates of HSM and host application firmware, with A/B swap capability and rollback control.

SSU (Safety and Security unit) enables superior run-time safety and security features. This feature can be used create safety isolation (Freedom From Interference) among the threads running on same CPU or different CPUs. The SSU features a context-sensitive MPU mechanism that automatically switches access permissions in hardware based on currently executing thread or task. This eliminates software overhead, enabling real-time code performance without compromising system safety. The SSU provides multi-user debug authentication, and also supports Live Firmware Update (LFU) and FOTA fpr application firmware updates with A/B swap and rollback control.

High-performance analog blocks are tightly integrated with the processing and control units to provide optimal real-time signal chain performance. Two 16-bit Analog-to-Digital Converters (ADC) and three 12-bit ADCs have up to 80 analog channels as well as an integrated post-processing block and hardware oversampling. Two 12-bit buffered DACs and twenty-four comparator channels are available.

Thirty-six frequency-independent PWMs, all with high-resolution capability, enable control of multiple power stages, from 3-phase inverters to advanced multilevel power topologies. The PWMs have been enhanced with Minimum Dead-Band Logic (MINDL), Diode Emulation (DE), and Illegal Combo Logic (ICL) features.

The Configurable Logic Block (CLB) allows the user to add custom logic and potentially integrate FPGA-like functions into the C2000 real-time MCU.

An EtherCAT SubDevice Controller, Ethernet MAC, and other industry-standard protocols like CAN FD are available on this device. The Fast Serial Interface (FSI) enables up to 200Mbps of robust communications across an isolation boundary.

Want to learn more about features that make C2000 MCUs the right choice for your real-time control system? Check out The Essential Guide for Developing With C2000™ Real-Time Microcontrollers and visit the C2000 real-time microcontrollers page.

The Getting Started With C2000™ Real-Time Control Microcontrollers (MCUs) Getting Started Guide covers all aspects of development with C2000 devices from hardware to support resources. In addition to key reference documents, each section provides relevant links and resources to further expand on the information covered.

Ready to get started? Check out the F29H85X-SOM-EVM evaluation board, and download the MCU-SDK-F29H85x software development kit.

The F29H85x and F29P58x are members of the C2000™ real-time microcontroller family of scalable, ultra-low latency devices designed for efficiency in power electronics, including but not limited to: high power density, high switching frequencies, and supporting the use of GaN and SiC technologies.

These include such applications as:

The real-time control subsystem has up to three 200MHz C29x DSP cores. The C29x supports 32-bit and 64-bit floating- and fixed-point signal-processing running from on-chip flash or RAM. The C29x CPU is boosted by trigonometric math instructions, speeding up common algorithms key to real-time control systems.

Many features are included to support a system-level ASIL-D functional safety solution. The C29x CPU1 and CPU2 cores can be put in lockstep for detection of permanent and transient faults. Logic Power-On Self-Test (LPOST) and Memory Power-On Self-Test (MPOST) provide start-up detection of latent faults. Safe interconnects provide fault detection between the CPU and the peripherals. The ADC safety checker compares ADC conversion results from multiple ADC modules without additional CPU cycles. The Waveform Analyzer and Diagnostic (WADI) can monitor multiple signals for proper operation and take action to ensure a safe state is maintained. The device architecture features a Safe Interconnect (SIC) for end-to-end code and data safety, with CPU-based ECC protection for all memories and peripheral endpoints.

Hardware Security Manager (HSM) provides EVITA-full security support. Features include Secure Boot, secure storage and keyring support, secure debug authentication, and cryptographic accelerator engines. The HSM enables secure key and code provisioning in untrusted factory environments, and supports Firmware-Over-The-Air updates of HSM and host application firmware, with A/B swap capability and rollback control.

SSU (Safety and Security unit) enables superior run-time safety and security features. This feature can be used create safety isolation (Freedom From Interference) among the threads running on same CPU or different CPUs. The SSU features a context-sensitive MPU mechanism that automatically switches access permissions in hardware based on currently executing thread or task. This eliminates software overhead, enabling real-time code performance without compromising system safety. The SSU provides multi-user debug authentication, and also supports Live Firmware Update (LFU) and FOTA fpr application firmware updates with A/B swap and rollback control.

High-performance analog blocks are tightly integrated with the processing and control units to provide optimal real-time signal chain performance. Two 16-bit Analog-to-Digital Converters (ADC) and three 12-bit ADCs have up to 80 analog channels as well as an integrated post-processing block and hardware oversampling. Two 12-bit buffered DACs and twenty-four comparator channels are available.

Thirty-six frequency-independent PWMs, all with high-resolution capability, enable control of multiple power stages, from 3-phase inverters to advanced multilevel power topologies. The PWMs have been enhanced with Minimum Dead-Band Logic (MINDL), Diode Emulation (DE), and Illegal Combo Logic (ICL) features.

The Configurable Logic Block (CLB) allows the user to add custom logic and potentially integrate FPGA-like functions into the C2000 real-time MCU.

An EtherCAT SubDevice Controller, Ethernet MAC, and other industry-standard protocols like CAN FD are available on this device. The Fast Serial Interface (FSI) enables up to 200Mbps of robust communications across an isolation boundary.

Want to learn more about features that make C2000 MCUs the right choice for your real-time control system? Check out The Essential Guide for Developing With C2000™ Real-Time Microcontrollers and visit the C2000 real-time microcontrollers page.

The Getting Started With C2000™ Real-Time Control Microcontrollers (MCUs) Getting Started Guide covers all aspects of development with C2000 devices from hardware to support resources. In addition to key reference documents, each section provides relevant links and resources to further expand on the information covered.

Ready to get started? Check out the F29H85X-SOM-EVM evaluation board, and download the MCU-SDK-F29H85x software development kit.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 63
類型 標題 日期
* Data sheet F29H85x and F29P58x Real-Time Microcontrollers datasheet PDF | HTML 2024年 11月 4日
* Errata F29H85x and F29P58x Real-Time MCUs Silicon Errata PDF | HTML 2024年 11月 5日
* User guide F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual PDF | HTML 2024年 11月 8日
User guide C29 Software Optimization Guide PDF | HTML 2024年 12月 18日
EVM User's guide F29H85X-SOM-EVM F29H85X controlSOM Evaluation Board User’s Guide (Rev. B) PDF | HTML 2024年 12月 18日
User guide Migration Between TMS320F28P65x and TMS320F29H85x PDF | HTML 2024年 11月 15日
White paper Enabling Cybersecurity for High Performance Real-Time Control Systems with C2000™ F29x Microcontrollers PDF | HTML 2024年 11月 8日
Application brief Optimize EPS System with C2000 F29 MCU PDF | HTML 2024年 11月 8日
User guide C2000 Real-Time Control Peripheral Reference Guide (Rev. T) PDF | HTML 2024年 11月 7日
User guide C29x CPU Reference Guide PDF | HTML 2024年 11月 7日
Application note Implementing Run-Time Safety and Security With the C29x Safety and Security Unit PDF | HTML 2024年 11月 5日
User guide Application Software Migration to the C29 CPU User's Guide PDF | HTML 2024年 10月 24日
White paper The C29 CPU – Unrivaled Real-Time Performance with Optimized Architecture on C2000 MCUs PDF | HTML 2024年 10月 14日
Application brief Discrete Power Design for C2000™ PDF | HTML 2024年 8月 15日
Application note Development Tool Versions for C2000™ Support (Rev. A) PDF | HTML 2024年 6月 26日
Product overview Implementing IEC 60730 / UL 1998 Compliance for C2000 Real-Time Microcontrollers (Rev. A) PDF | HTML 2024年 6月 25日
Product overview Industrial Functional Safety for C2000™ Real-Time Microcontrollers (Rev. E) 2024年 6月 3日
Application note Obtain UL/IEC 60730-1/60335-1 Class B Certification Based on C2000™ MCU Diagnostic Library in Appliances PDF | HTML 2024年 5月 30日
Application note Power Supply and Monitoring Solution for C2000 MCU Automotive Applications PDF | HTML 2024年 4月 17日
Application note CAN Flash Programming of C2000™ Microcontrollers (Rev. A) PDF | HTML 2024年 4月 15日
Application note EEPROM Emulation for Generation 3 C2000 Real-Time Controllers (Rev. A) PDF | HTML 2024年 4月 12日
Application note Clock Edge Delay Compensation With Isolated Modulators Digital Interface to MCUs (Rev. A) PDF | HTML 2024年 1月 12日
White paper Achieving High Efficiency and Enabling Integration in EV Powertrain Subsystems (Rev. A) PDF | HTML 2023年 7月 17日
Application note CRC Engines in C2000 Devices (Rev. A) PDF | HTML 2023年 5月 1日
Application note ADC Input Circuit Evaluation for C2000 MCUs (using TINA-TI simulation tool) (Rev. A) PDF | HTML 2023年 3月 24日
Application note ADC Input Circuit Evaluation for C2000 Real-Time MCUs (using PSPICE-FOR-TI) PDF | HTML 2023年 3月 24日
Application note Charge-Sharing Driving Circuits for C2000 ADCs (using PSPICE-FOR-TI) (Rev. A) PDF | HTML 2023年 3月 24日
Application note Charge-Sharing Driving Circuits for C2000 ADCs (using TINA-TI simulation tool) (Rev. A) PDF | HTML 2023年 3月 24日
Application note Methods for Mitigating ADC Memory Cross-Talk (Rev. A) PDF | HTML 2023年 3月 24日
Application note Using SMI of C2000 EtherCAT Slave Controller for Ethernet PHY Configuration PDF | HTML 2023年 2月 27日
Application note C2000 ePWM Developer’s Guide (Rev. A) PDF | HTML 2023年 2月 24日
Application note How to Implement Custom Serial Interfaces Using Configurable Logic Block (CLB) PDF | HTML 2023年 2月 3日
Application note C2000 SysConfig Linker Command Tool PDF | HTML 2023年 1月 26日
Application note Using the Fast Serial Interface (FSI) With Multiple Devices in an Application (Rev. E) PDF | HTML 2023年 1月 25日
Application note Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block PDF | HTML 2022年 12月 19日
User guide Getting Started With C2000™ Real-Time Control Microcontrollers (MCUs) (Rev. C) PDF | HTML 2022年 6月 29日
Application note Implement three-phase interleaved LLC on C2000 Type-4 PWM PDF | HTML 2022年 3月 30日
Application note The Essential Guide for Developing With C2000 Real-Time Microcontrollers (Rev. F) PDF | HTML 2022年 3月 3日
Application note Real-Time Benchmarks Showcasing C2000™ Control MCU's Optimized Signal Chain (Rev. A) PDF | HTML 2021年 12月 15日
Application note Achieve Delayed Protection for Three-Level Inverter With Type 4 EPWM PDF | HTML 2021年 10月 29日
Application note C2000 SysConfig PDF | HTML 2021年 10月 20日
Application note Getting Started with the MCAN (CAN FD) Module PDF | HTML 2021年 10月 20日
Application note Achieve Delayed Protection for Three-Level Inverter With CLB PDF | HTML 2021年 6月 28日
Application note Programming Examples for the DCAN Module (Rev. A) PDF | HTML 2021年 5月 20日
Application note Leverage New Type ePWM Features for Multiple Phase Control PDF | HTML 2021年 5月 11日
Application note CRM/ZVS PFC Implementation Based on C2000 Type-4 PWM Module PDF | HTML 2021年 2月 18日
More literature Maximize density, power, and reliability with TI GaN and C2000™ real-time MCUs 2020年 12月 15日
Application note C2000™ Unique Device Number (Rev. B) PDF | HTML 2020年 9月 17日
Application note Secure BOOT On C2000 Device 2020年 7月 21日
Application note How to Migrate Custom Logic From an FPGA/CPLD to C2000 Microcontrollers (Rev. A) 2020年 6月 15日
Application note EtherCAT Based Connected Servo Drive using Fast Current Loop on PMSM (Rev. B) PDF | HTML 2020年 2月 19日
White paper Distributed Power Control Architecture w/ C2000 MCUs Over Fast Serial Interface PDF | HTML 2020年 2月 14日
E-book E-book: An engineer’s guide to industrial robot designs 2020年 2月 12日
Application note Configurable Error Generator for Controller Area Network PDF | HTML 2019年 12月 19日
Application note Leveraging High Resolution Capture (HRCAP) for Single Wire Data Transfer PDF | HTML 2019年 8月 28日
Application note Fast Integer Division – A Differentiated Offering From C2000 Product Family PDF | HTML 2019年 6月 14日
Application note Calculating Useful Lifetimes of Embedded Processors (Rev. B) PDF | HTML 2019年 5月 7日
Application note Embedded Real-Time Analysis and Response for Control Applications PDF | HTML 2019年 3月 29日
Application note Designing With The C2000 Configurable Logic Block 2019年 2月 5日
Application note MSL Ratings and Reflow Profiles (Rev. A) 2018年 12月 13日
Application note Fast Serial Interface (FSI) Skew Compensation 2018年 11月 8日
White paper Maximizing power for Level 3 EV charging stations 2018年 6月 12日
Application note Calculating FIT for a Mission Profile 2015年 3月 24日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

軟體開發套件 (SDK)

F29H85X-SDK core software development kit for F29H85x real-time MCUs

The F29x SDKs support the C29x cpu based family of real time MCUs. Together, these SDKs provide comprehensive software packages for the development of high-performance real-time control applications. The SDKs enable easy integration of host functionality together with the control, safety and (...)

支援產品和硬體

支援產品和硬體

產品
C2000 即時微控制器
F29H850TU C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的 C2000™ 64 位元 MCU F29H859TU-Q1 C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的車用 C2000™ 64 位元 MCU
瀏覽 下載選項
IDE、配置、編譯器或偵錯程式

CCSTUDIO Code Composer Studio™ integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It is comprised of a rich suite of tools used to build, debug, analyze and optimize embedded applications. Code Composer Studio is available across Windows®, Linux® and macOS® platforms.

(...)

支援產品和硬體

支援產品和硬體

此設計資源支援此類別中多數產品。

檢查產品詳細資料頁面以確認支援。

啟動 下載選項
線上培訓

C29X-ACADEMY C29X-ACADEMY

The C29x Academy is a great resource for developers to learn about C29-based C2000 real-time microcontrollers. The Academy delivers informational training modules as well as hands-on lab exercises that span a variety of topics.
支援產品和硬體

支援產品和硬體

產品
C2000 即時微控制器
F29H850TU C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的 C2000™ 64 位元 MCU F29H859TU-Q1 C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的車用 C2000™ 64 位元 MCU
軟體
軟體開發套件 (SDK)
F29-SDK Software Development Kit (SDK) for F29x Real-Time MCUs
軟體程式設計工具

UNIFLASH UniFlash for most TI microcontrollers (MCUs) and mmWave sensors

UniFlash is a software tool for programming on-chip flash on TI microcontrollers and wireless connectivity devices and on-board flash for TI processors. UniFlash provides both graphical and command-line interfaces.

UniFlash can be run from the cloud on the TI Developer Zone or downloaded and used (...)

支援產品和硬體

支援產品和硬體

產品
C2000 即時微控制器
F29H850TU C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的 C2000™ 64 位元 MCU F29H859TU-Q1 C29x 200MHz 三核心、Lockstep、符合功能安全、4MB 的車用 C2000™ 64 位元 MCU TMS320F2800132 具有 100 MHz、64-KB 快閃記憶體、FPU、TMU、六 PWM 和零 CAN 的 C2000™ 32 位元 MCU TMS320F2800133 具有 120 MHz、64-KB 快閃記憶體、FPU 與 TMU 的 C2000™ 32 位元 MCU TMS320F2800135 具有 120 MHz、128-KB 快閃記憶體、FPU 與 TMU 的 C2000™ 32 位元 MCU TMS320F2800137 具有 120 MHz、256-KB 快閃記憶體、FPU 與 TMU 的 C2000™ 32 位元 MCU TMS320F2800152-Q1 具有 CAN-FD、鎖階 ASIL B 的車用 C2000™ 32 位元 MCU 100-MHz 64-KB 快閃記憶體 TMS320F2800153-Q1 具有 HRPWM、CAN-FD、鎖階 ASIL B 的車用 C2000™ 32 位元 MCU 120-MHz 64-KB 快閃記憶體 TMS320F2800154-Q1 具有 CAN-FD、鎖階 ASIL B 的車用 C2000™ 32 位元 MCU 100-MHz 128-KB 快閃記憶體 TMS320F2800155 具 HRPWM、CAN-FD 的 C2000™ 32 位元 MCU 120-MHz 128-KB 快閃記憶體 TMS320F2800155-Q1 具有 HRPWM、CAN-FD、鎖階 ASIL B 的車用 C2000™ 32 位元 MCU 120-MHz 128-KB 快閃記憶體 TMS320F2800156-Q1 具有 CAN-FD、鎖階 ASIL B、0 和 1 級的車用 C2000™ 32 位元 MCU 100-MHz 256-KB 快閃記憶體 TMS320F2800157 具 HRPWM、CAN-FD 的 C2000™ 32 位元 MCU 120-MHz 256-KB 快閃記憶體 TMS320F2800157-Q1 具有 HRPWM、CAN-FD、鎖階 ASIL B、0 和 1 級的車用 C2000™ 32 位元 MCU 120-MHz 256-KB 快閃記憶體 TMS320F28P550SJ C2000™ 32 位元 MCU,具有 1x C28x + 1x CLA、150MHz、1.1MB 快閃記憶體、5x ADC、CLB、AES 和 NPU TMS320F28P559SJ-Q1 車用 C2000™ 32 位元 MCU、1x C28x + 1x CLA、150-MHz、1.1-MB 快閃記憶體、5x ADC、CLB、AES 和 NNPU TMS320F28P650DH C2000 32 位元 MCU、600 MIPS、2xC28x + 1xCLA CPU、FPU64、768kB 快閃記憶體、16-b ADC TMS320F28P650DK C2000 ™ 32 位 MCU , 2x C28x +CLA CPU ,鎖定步驟, 1.28-MB 快閃記憶體, 16-b ADC , HRPWM , EtherCAT , CAN-FD , AES TMS320F28P650SH C2000 32 位元 MCU、400 MIPS、1xC28x + 1xCLA CPU、FPU64、768kB 快閃記憶體、16-b ADC TMS320F28P650SK C2000 32 位元 MCU、400 MIPS、1xC28x + 1xCLA CPU、FPU64、1.28-MB 快閃記憶體、16-b ADC、Ethercat
Arm 式處理器
AM4372 Sitara 處理器:Arm Cortex-A9 AM4376 Sitara 處理器:Arm Cortex-A9,PRU-ICSS AM4377 Sitara 處理器:Arm Cortex-A9、PRU-ICSS、EtherCAT AM4378 Sitara 處理器:ARM Cortex-A9、PRU-ICSS、3D 繪圖 AM4379 Sitara 處理器:ARM Cortex-A9、PRU-ICSS、EtherCAT、3D 繪圖 AM5716 Sitara 處理器:Arm Cortex-A15 & DSP AM5718 Sitara 處理器:Arm Cortex-A15 與 DSP、多媒體 AM5718-HIREL AM5718-HIREL Sitara™ 處理器矽版本 2.0 AM5726 Sitara 處理器:雙 Arm Cortex-A15 和雙 DSP AM5728 Sitara 處理器:雙 Arm Cortex-A15 和雙 DSP、多媒體 AM5729 Sitara 處理器 AM5746 Sitara 處理器:雙核心 ARM Cortex-A15 和雙核心 DSP、支援 ECC 的 DDR 和安全啟動 AM5748 Sitara 處理器:雙核心 ARM Cortex-A15 和雙核心 DSP、多媒體、支援 ECC 的 DDR 和安全啟動 AM5749 Sitara 處理器:雙核心 ARM Cortex-A15 和雙核心 DSP、多媒體、支援 ECC 的 DDR、安全啟動、深度學習 AM6526 具 gigabit PRU-ICSS 的雙路 Arm® Cortex®-A53 和雙路 Arm Cortex-R5F Sitara™ 處理器 AM6528 Sitara 處理器:雙核心 ARM Cortex-A53 和雙核心 ARM Cortex-R5F,Gigabit PRU-ICSS、3D 繪圖 AM6546 具 gigabit PRU-ICSS 的四路 Arm® Cortex®-A53 和雙路 Arm Cortex-R5F Sitara™ 處理器 AM6548 具 gigabit PRU-ICSS、3D 圖形的四路 Arm® Cortex®-A53 和雙路 Arm Cortex-R5F Sitara™ 處理器
Arm Cortex-M0+ MCU
MSPM0C1103 具有 8KB 快閃記憶體、1KB SRAM、12 位元 ADC 的 24MHz Arm® Cortex®-M0+ MCU MSPM0C1103-Q1 具有 8KB 快閃記憶體、1KB SRAM、12 位元 ADC、LIN 的車用 24MHz Arm® Cortex®-M0+ MCU MSPM0C1104 具有 16KB 快閃記憶體、1KB SRAM、12 位元 ADC 的 24MHz Arm® Cortex®-M0+ MCU MSPM0C1104-Q1 具有 16KB 快閃記憶體、1KB SRAM、12 位元 ADC、LIN 的車用 24MHz Arm® Cortex®-M0+ MCU MSPM0G1105 具有 32KB 快閃記憶體 16KB SRAM 2 個 12 位元 4Msps ADC、運算放大器的 80MHz Arm® Cortex®-M0+ MCU MSPM0G1106 具有 64KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器的 80MHz Arm® Cortex®-M0+ MCU MSPM0G1107 具有 128KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器的 80MHz Arm® Cortex®-M0+ MCU MSPM0G1505 具有 32KB 快閃記憶體 16KB SRAM 2 個 4Msps ADC、12 位元 DAC、3 個 COMP、2 個 OPA、MATHACL 的 80MHz Arm® Cortex®-M0+ MC MSPM0G1506 具有 64KB 快閃記憶體 32KB SRAM 2 個 4Msps ADC、12 位元 DAC、3 個 COMP、2 個 OPA、MATHACL 的 80MHz Arm® Cortex®-M0+ MC MSPM0G1507 具有 128KB 快閃記憶體 32KB SRAM 2 個 4Msps ADC、12 位元 DAC、3 個 COMP、2 個 OPA、MATHACL 的 80MHz Arm® Cortex®-M0+ M MSPM0G1519 具有雙區 512kB 快閃記憶體、128kB SRAM、2xADC、DAC、3xCOMP 的 80 MHz ARM® Cortex®-M0+ MCU MSPM0G3105 具有 32KB 快閃記憶體 16KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的 80MHz Arm® Cortex®-M0+ MCU MSPM0G3105-Q1 具有 32KB 快閃記憶體 16KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3106 具有 64KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的 80MHz Arm® Cortex®-M0+ MCU MSPM0G3106-Q1 具有 64KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3107 具有 128KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的 80MHz Arm® Cortex®-M0+ MCU MSPM0G3107-Q1 具有 128KB 快閃記憶體 32KB SRAM 2 個 12 位元 4Msps ADC、運算放大器、CAN-FD 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3505 具有 32KB 快閃記憶體 16KB SRAM 2 個 4Msps ADC、DAC、3 個 COMP、2 個 OPA、CAN-FD、MATHACL 的 80MHz Arm® Cortex®-M0 MSPM0G3505-Q1 具有 32KB 快閃記憶體 16KB SRAM ADC、DAC、COMP、OPA、CAN-FD、MATHACL 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3506 具有 64KB 快閃記憶體 32KB SRAM 2 個 4Msps ADC、DAC、3 個 COMP、2 個 OPA、CAN-FD、MATHACL 的 80MHz Arm® Cortex®-M0+ M MSPM0G3506-Q1 具有 64KB 快閃記憶體 32KB SRAM ADC、DAC、COMP、OPA、CAN-FD、MATHACL 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3507 具有 128KB 快閃記憶體 32KB SRAM 2 個 4Msps ADC、DAC、3 個 COMP、2 個 OPA、CAN-FD、MATHACL 的 80MHz Arm® Cortex®-M0+ MSPM0G3507-Q1 具有 128KB 快閃記憶體 32KB SRAM ADC、DAC、COMP、OPA、CAN-FD、MATHACL 的車用 80MHz Arm® Cortex®-M0+ MCU MSPM0G3519 具有雙區 512kB 快閃記憶體、128kB SRAM、2xCAN-FD、2xADC、DAC、COMP 的 80 MHz ARM® Cortex®-M0+ MCU MSPM0L1105 具 32-KB 快閃記憶體、4-KB SRAM、12 位元 ADC 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1106 具 64-KB 快閃記憶體、4-KB SRAM、12 位元 ADC 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1227 具有 128KB 雙區快閃記憶體、32KB SRAM、12 位元 ADC、COMP、VBAT、PSA-L1 的 32MHz Arm® Cortex®-M0+ MCU MSPM0L1228 具有 256KB 雙區快閃記憶體、32KB SRAM、12 位元 ADC、COMP、VBAT、PSA-L1 的 32MHz Arm® Cortex®-M0+ MCU MSPM0L1228-Q1 具有 256KB 雙區快閃記憶體、32KB SRAM、12 位元 ADC、COMP、VBAT 的車用 32MHz Arm® Cortex®-M0+ MCU MSPM0L1303 具 8-KB 快閃記憶體、2-KB SRAM、12 位元 ADC、比較器、OPA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1304 具 16-KB 快閃記憶體、2-KB SRAM、12 位元 ADC、比較器、OPA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1304-Q1 具有 16KB 快閃記憶體、2KB RAM、12 位元 ADC、OPA、LIN 的車用 32Mhz Arm® Cortex®-M0+ MSPM0L1305 具 32-KB 快閃記憶體、4-KB SRAM、12 位元 ADC、比較器、OPA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1305-Q1 具有 32-KB 快閃記憶體、4-KB RAM、12 位元 ADC、OPA、LIN 的車用 32-MHz Arm® Cortex®-M0+ MSPM0L1306 具 64-KB 快閃記憶體、4-KB SRAM、12 位元 ADC、比較器、OPA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1306-Q1 具有 64KB 快閃記憶體、4KB RAM、12 位元 ADC、OPA、LIN 的車用 32Mhz Arm® Cortex®-M0+ MSPM0L1343 具 8-KB 快閃記憶體、2-KB SRAM、12 位元 ADC、比較器、TIA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1344 具 16-KB 快閃記憶體、2-KB SRAM、12 位元 ADC、比較器、TIA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1345 具 32-KB 快閃記憶體、4-KB SRAM、12 位元 ADC、比較器、TIA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L1346 具 64-KB 快閃記憶體、4-KB SRAM、12 位元 ADC、比較器、TIA 的 32-MHz Arm® Cortex®-M0+ MCU MSPM0L2227 具有 128KB 雙區快閃記憶體、32KB SRAM、12 位元 ADC、COMP、LCD、VBAT、PSA-L1 的 32MHz Arm® Cortex®-M0+ MCU MSPM0L2228 具有 256KB 雙區快閃記憶體、32KB SRAM、12 位元 ADC、COMP、LCD、VBAT、PSA-L1 的 32MHz ARM® Cortex®-M0+ MCU MSPM0L2228-Q1 具有 256KB 雙區快閃記憶體、32KB SRAM、ADC、COMP、LCD、VBAT 的車用 32MHz Arm® Cortex®-M0+ MCU
Arm Cortex-R MCU
AM2631 具有即時控制及安全性,且高達 400MHz 的單核心 Arm® Cortex®-R5F MCU AM2631-Q1 具有即時控制及安全性,且高達 400 MHz 的車用單核心 Arm® Cortex®-R5F MCU AM2632 具有即時控制及安全性,且高達 400MHz 的雙核心 Arm® Cortex®-R5F MCU AM2632-Q1 具有即時控制及安全性,且高達 400 MHz 的車用雙核心 Arm® Cortex®-R5F MCU AM2634 具有即時控制及安全性之高達 400 MHz 四核心 Arm® Cortex®-R5F MCU AM2634-Q1 具有即時控制及安全性,且高達 400 MHz 的車用四核心 Arm® Cortex®-R5F MCU AM263P2 Dual-core Arm Cortex-R5F MCU up to 400 MHz with opTI-flash and real-time control AM263P4 具有即時控制及可擴充記憶體且最高 400 MHz 的四核心 Arm® Cortex®-R5F MCU AM263P4-Q1 具有即時控制及可擴充記憶體且最高 400MHz 的車用四核心 Arm® Cortex®-R5F MCU AM2732 雙核心 Arm® Cortex-R5F 架構 MCU,具有 C66x DSP、乙太網路和最高達 400 MHz 的安全性 AM2732-Q1 最高達 400MHz 的車用雙核心 Arm® Cortex-R5F 架構 MCU,具有 C66x DSP、乙太網路、安全和安全性
汽車 mmWave 雷達感測器
AWR1243 76-GHz 至 81-GHz 高效能車用 MMIC AWR1443 整合 MCU 和硬體加速器的單晶片 76-GHz 至 81-GHz 車用雷達感測器 AWR1642 整合 DSP 和 MCU 的單晶片 76-GHz 至 81-GHz 汽車雷達感測器 AWR1843 整合 DSP、MCU 和雷達加速器的單晶片 76-GHz 至 81-GHz 汽車雷達感測器 AWR1843AOP 於封裝、DSP 和 MCU 上整合天線的單晶片 76-GHz 至 81-GHz 車用雷達感測器 AWR2243 76-GHz 至 81-GHz 車用第二代高性能 MMIC AWR2544 76-81GHz FMCW 衛星雷達晶片感測器 AWR2944 適用於角雷達和長程雷達的車用、第二代 76-GHz 至 81-GHz 高性能 SoC AWR2944P 76GHz 至 81GHz、高性能單晶片頻率調變連續波雷達感測器 AWR6443 整合 MCU 和雷達加速器的單晶片 60-GHz 至 64-GHz 車用雷達感測器 AWR6843 整合 DSP、MCU 和雷達加速器的單晶片 60-GHz 至 64-GHz 汽車雷達感測器 AWR6843AOP 整合封裝天線、DSP 和 MCU 的單晶片 60-GHz 至 64-GHz 車用雷達感測器 AWRL1432 單晶片低功率 76GHz 至 81GHz 車用 mmWave 雷達感測器 AWRL6432 單晶片低功率 57-GHz 至 64-GHz 車用 mmWave 雷達感測器 AWRL6844 車用單晶片高性能、低功率、57GHz 至 64GHz mmWave 雷達感測器
工業 mmWave 雷達感測器
IWR1443 整合 MCU 和硬體加速器的單晶片 76-GHz 至 81-GHz mmWave 感測器 IWR1642 整合 DSP 和 MCU 的單晶片 76-GHz 至 81-GHz mmWave 感測器 IWR1843 整合 DSP、MCU 和雷達加速器的單晶片 76 GHz 至 81 GHz 工業雷達感測器 IWR1843AOP 於封裝、DSP 和 MCU 上整合天線的單晶片 76-GHz 至 81-GHz 工業用雷達感測器 IWR2243 76-GHz 至 81 GHz 工業高效能 MMIC IWR2944 具有整合式 DSP、MCU 和乙太網路的單晶片、76GHz 至 81GHz 工業高性能雷達 IWR6243 57-GHz 至 64 GHz 工業高效能 MMIC IWR6443 整合 MCU 和硬體加速器的單晶片 60-GHz 至 64-GHz 智慧毫米波感測器 IWR6843 整合處理功能的單晶片 60-GHz 至 64-GHz 智慧型 mmWave 感測器 IWR6843AOP 具有整合式封裝天線 (AoP) 的單晶片 60-GHz 至 64-GHz 智慧型 mmWave 感測器 IWRL1432 單晶片低功率 76GHz 至 81GHz 工業用 mmWave 雷達感測器 IWRL6432 單晶片低功率 57-GHz 至 64-GHz 工業 mmWave 雷達感測器 IWRL6432AOP 具有整合式天線的單晶片低功率 57GHz 至 64GHz 工業 mmWave 雷達感測器 IWRL6844 單晶片低功率高性能 57GHz 至 64GHz 工業 mmWave 雷達感測器
啟動 下載選項
封裝 針腳 CAD 符號、佔位空間與 3D 模型
HTQFP (PTS) 176 Ultra Librarian
HTQFP (RFS) 144 Ultra Librarian
NFBGA (ZEX) 256 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片