SN55LVDS32-SP
- QML-V Qualified, SMD 5962-97621
- Operate From a Single 3.3-V Supply
- Designed for Signaling Rates of up to 100 Mbps
- Differential Input Thresholds ±100 mV Max
- Typical Propagation Delay Times of 2.1 ns
- Power Dissipation 60 mW Typical Per Receiver at Maximum Data Rate
- Bus-Terminal ESD Protection Exceeds 8 kV
- Low-Voltage TTL (LVTTL) Logic Input Levels
- Open-Circuit Fail-Safe
- Cold Sparing for Space and High Reliability Applications Requiring Redundancy
The SN55LVDS32 is a differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four differential receivers provides a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.
The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer depends on the attenuation characteristics of the media and the noise coupling to the environment.
The SN55LVDS32 is characterized for operation from –55°C to 125°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | High-Speed Differential Line Receiver. datasheet | 2012年 3月 1日 | |
| * | SMD | SN55LVDS32-SP SMD 5962-97622 | 2016年 7月 8日 | |
| * | Radiation & reliability report | SN55LVDS31 and SN55LVDS32 SEE Report | 2015年 3月 31日 | |
| * | Radiation & reliability report | SN55LVDS32J Radiation Test Report | 2015年 3月 31日 | |
| Application brief | DLA Approved Optimizations for QML Products (Rev. B) | PDF | HTML | 2024年 10月 23日 | |
| Selection guide | TI Space Products (Rev. J) | 2024年 2月 12日 | ||
| More literature | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) | 2023年 8月 31日 | ||
| Application note | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) | PDF | HTML | 2022年 11月 17日 | |
| Application note | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | 2022年 10月 19日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFP (W) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。