SN65EL11
- 1:2 PECL/ECL Fanout Buffer
- Operating Range
- PECL: VCC = 4.2 V to 5.7 V With VEE = 0 V
- NECL: VCC = 0 V With VEE = -4.2 V to -5.7 V
- 5-ps Skew Between Outputs
- Support for Clock Frequencies >2.5 GHz
- 265-ps Typical Propagation Delay
- Deterministic Output Value for Open Input Conditions
- Drop-In Compatible With MC10EL11, MC100EL11
- Built-In Input Pulldown Resistors
- Built-In Temperature Compensation
- APPLICATIONS
- Data and Clock Transmission Over Backplane
- Signaling Level Conversion
The SN65EL11 is a differential 1:2 PECL/ECL fanout buffer. The device includes circuitry to maintain a known logic level when inputs are in an open condition. The SN65EL11 is housed in an industry-standard SOIC-8 package and is also available in a TSSOP-8 package.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2 類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | 5-V PECL/ECL 1:2 Fanout Buffer datasheet | 2008年 11月 26日 | |
Application note | AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C) | 2007年 10月 17日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
內含資訊:
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊:
- 晶圓廠位置
- 組裝地點