首頁 介面 RS-485 & RS-422 收發器
首頁
介面
RS-485 & RS-422 收發器

SN65HVD30-EP

現行

強化型產品 3.3V 全雙工 RS-485 驅動器和接收器

立即訂購
產品規格表

SN65HVD30-EP

現行
產品規格表 立即訂購

產品詳細資料

Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 256 Isolated No Supply current (max) (µA) 2100 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
Number of receivers 1 Number of transmitters 1 Duplex Full Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 256 Isolated No Supply current (max) (µA) 2100 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • 1/8 Unit-Load Option Available (up to 256 Nodes
    on the Bus)
  • Bus-Pin ESD Protection Exceeds 15 kV HBM
  • Optional Driver Output Transition Times for
    Signaling Rates(1) of 1 Mbps, 5 Mbps, and
    25 Mbps
  • Low-Current Standby Mode: <1 µA
  • Glitch-Free Power-Up and Power-Down Protection
    for Hot-Plugging Applications
  • 5-V Tolerant Inputs
  • Bus Idle, Open, and Short-Circuit Fail Safe
  • Driver Current Limiting and Thermal Shutdown
  • Meet or Exceed the Requirements of ANSI
    TIA/EIA-485-A and RS-422 Compatible
  • 1/8 Unit-Load Option Available (up to 256 Nodes
    on the Bus)
  • Bus-Pin ESD Protection Exceeds 15 kV HBM
  • Optional Driver Output Transition Times for
    Signaling Rates(1) of 1 Mbps, 5 Mbps, and
    25 Mbps
  • Low-Current Standby Mode: <1 µA
  • Glitch-Free Power-Up and Power-Down Protection
    for Hot-Plugging Applications
  • 5-V Tolerant Inputs
  • Bus Idle, Open, and Short-Circuit Fail Safe
  • Driver Current Limiting and Thermal Shutdown
  • Meet or Exceed the Requirements of ANSI
    TIA/EIA-485-A and RS-422 Compatible

The SN65HVD3x-EP devices are 3-state differential line drivers and differential-input line receivers that operate with 3-V power supply.

Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The SN65HVD30, SN65HVD31, and SN65HVD32 are fully enabled with no external enabling pins.

The SN65HVD33, SN65HVD34, and SN65HVD35 have active-high driver enables and active-low receiver enables. A low (less than 1 µA) standby current can be achieved by disabling both the driver and receiver.

All devices are characterized for operation from –55°C to 125°C.

The SN65HVD3x-EP devices are 3-state differential line drivers and differential-input line receivers that operate with 3-V power supply.

Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The SN65HVD30, SN65HVD31, and SN65HVD32 are fully enabled with no external enabling pins.

The SN65HVD33, SN65HVD34, and SN65HVD35 have active-high driver enables and active-low receiver enables. A low (less than 1 µA) standby current can be achieved by disabling both the driver and receiver.

All devices are characterized for operation from –55°C to 125°C.
filter 尋找其它 RS-485 & RS-422 收發器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
最新 THVD2452V-EP 現行 增強：具有靈活 IO 和 70V 匯流排故障的 3V 至 5.5V、50Mbps 全雙工 RS-485 收發器 Added Vio and Selectable datarates

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet SN65HVD3x-EP 3.3-V Full-Duplex RS-485 Drivers And Receivers datasheet (Rev. E) PDF | HTML 2015年 9月 30日
* VID SN65HVD30-EP VID V6206634 2016年 6月 21日
* VID SN65HVD30-EP VID V6206634 2016年 6月 21日
* Radiation & reliability report SN65HVD30MDREP Reliability Report 2015年 11月 19日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片