首頁 介面 其它介面
首頁
介面
其它介面

SN65HVD62

現行

AISG® 2.0 開/關鍵控同軸電纜資料機收發器

立即訂購
產品規格表

SN65HVD62

現行
產品規格表 立即訂購

產品詳細資料

Protocols RS485 to AISG 2.0 Rating Catalog Operating temperature range (°C) -40 to 105
Protocols RS485 to AISG 2.0 Rating Catalog Operating temperature range (°C) -40 to 105
VQFN (RGT) 16 9 mm² 3 x 3
  • Supply Ranging From 3V to 5.5V
  • Independent Logic Supply of 1.6V to 5.5V
  • Wide Input Dynamic Range of –15dBm to +5dBm
    for Receiver
  • Power Delivered by the Driver to the Coax can be
    Adjusted From 0dBm to +6dBm
  • AISG Compliant Output Emission Profile
  • Low-power Standby Mode
  • Direction Control Output for RS-485 Bus
    Arbitration
  • Supports up to 115 kbps Signaling
  • Integrated Active Bandpass Filter with Center
    Frequency at 2.176MHz
  • 3mm × 3mm 16-Pin QFN Package
  • Supply Ranging From 3V to 5.5V
  • Independent Logic Supply of 1.6V to 5.5V
  • Wide Input Dynamic Range of –15dBm to +5dBm
    for Receiver
  • Power Delivered by the Driver to the Coax can be
    Adjusted From 0dBm to +6dBm
  • AISG Compliant Output Emission Profile
  • Low-power Standby Mode
  • Direction Control Output for RS-485 Bus
    Arbitration
  • Supports up to 115 kbps Signaling
  • Integrated Active Bandpass Filter with Center
    Frequency at 2.176MHz
  • 3mm × 3mm 16-Pin QFN Package

These transceivers modulate and demodulate signals between the logic (baseband) and a frequency suitable for long coaxial media.

The HVD62 is an integrated AISG transceiver designed to be compliant with Antenna Interface Standards Group v2.0 specification.

The HVD62 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176 MHz center frequency.

The transmitter supports adjustable output power levels varying from +0dBm to +6dBm delivered to the 50 Ω coax cable. The HVD62 transmitter is compliant with the spectrum emission requirement provided by the AISG standard.

A direction control output is provided which facilitates bus arbitration for an RS-485 interface. These devices integrate an oscillator input for a crystal, and also accept standard clock inputs to the oscillator.

These transceivers modulate and demodulate signals between the logic (baseband) and a frequency suitable for long coaxial media.

The HVD62 is an integrated AISG transceiver designed to be compliant with Antenna Interface Standards Group v2.0 specification.

The HVD62 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176 MHz center frequency.

The transmitter supports adjustable output power levels varying from +0dBm to +6dBm delivered to the 50 Ω coax cable. The HVD62 transmitter is compliant with the spectrum emission requirement provided by the AISG standard.

A direction control output is provided which facilitates bus arbitration for an RS-485 interface. These devices integrate an oscillator input for a crystal, and also accept standard clock inputs to the oscillator.
filter 尋找其它 其它介面
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
SN65HVD64 現行 廣大溫度範圍的 AISG ® 3.0 開關鍵控數據機收發器 Supports AISG 3.0 and operates with -40 C to 120 C ambient temperature range.

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SN65HVD62 AISG On-Off Keying Coax Modem Transceiver datasheet (Rev. C) PDF | HTML 2015年 3月 27日
EVM User's guide SN65HVD62 EVM Users Guide 2011年 12月 11日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

SN65HVD62EVM — 開關鍵控同軸數據機收發器評估模組

The SN65HVD62EVM Evaluation Module has been designed to allow the user to evaluate the electrical parameter performance and features of TI's SN65HVD62 AISG on-off keying modem transceiver. The SN65HVD62EVM Evaluation Module can be used for independent evaluation of transmit or receive channels or (...)

使用指南: PDF
TI.com 無法提供
模擬型號

SN65HVD62 IBIS Model

SLLM187.ZIP (126 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
參考設計

TIDA-00062 — AISG 開關鍵控同軸數據機收發器參考設計

This reference design uses the SN65HVD62 and is designed to be compliant with Antenna Interface Standards Group v2.0 specification. It has two transceivers and as such can be used to evaluate the transmit or receive channels independently or to evaluate both transceivers together in a system (...)
Test report: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGT) 16 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片