SN65LVCP40

停產

DC 至 4-GBPS 雙路 1:2 多工器/中繼器/等化器

產品詳細資料

Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL, VML Number of transmitters 6 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (Mbps) 4000 Input signal CML, LVDS, LVPECL Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer, Mux buffer Protocols CML, LVDS, LVPECL, VML Number of transmitters 6 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (Mbps) 4000 Input signal CML, LVDS, LVPECL Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
VQFN (RGZ) 48 49 mm² 7 x 7
  • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
  • Integration of Two-Serial Port
  • Selectable Loopback
  • Typical Power Consumption 650 mW
  • 30-ps Deterministic Jitter
  • On-Chip 100- Receiver and Driver Differential Termination Resistors Eliminate External Components and Reflection from Stubs
  • 3.3-V Nominal Power Supply
  • 48-Terminal QFN (Quad Flatpack) 7mm × 7 mm × 1 mm, 0.5-mm Terminal Pitch
  • Temperature Range: -40°C to 85°C
  • APPLICATIONS
    • Bidirectional Link Replicator
    • Signal Conditioner
    • XAUI 802.3ae Protocol Backplane Redundancy
    • Host Adapter (Applications With Internal and External Connection to SERDES)
    • Signaling Rates DC to 4 Gbps Including XAUI, GbE, FC, HDTV

  • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
  • Integration of Two-Serial Port
  • Selectable Loopback
  • Typical Power Consumption 650 mW
  • 30-ps Deterministic Jitter
  • On-Chip 100- Receiver and Driver Differential Termination Resistors Eliminate External Components and Reflection from Stubs
  • 3.3-V Nominal Power Supply
  • 48-Terminal QFN (Quad Flatpack) 7mm × 7 mm × 1 mm, 0.5-mm Terminal Pitch
  • Temperature Range: -40°C to 85°C
  • APPLICATIONS
    • Bidirectional Link Replicator
    • Signal Conditioner
    • XAUI 802.3ae Protocol Backplane Redundancy
    • Host Adapter (Applications With Internal and External Connection to SERDES)
    • Signaling Rates DC to 4 Gbps Including XAUI, GbE, FC, HDTV

The SN65LVCP40 is a signal conditioner and data multiplexer optimized for backplanes. Input equalization and programmable output preemphasis support data rates up to 4 Gbps. Common applications are redundancy switching, signal buffering, or performance improvements on legacy backplane hardware.

The SN65LVCP40 combines a pair of 1:2 buffers with a pair of 2:1 multiplexers (mux). Selectable switch-side loopback supports system testing. System interconnects and serial backplane applications of up to 4 Gbps are supported. Each of the two independent channels consists of a transmitter with a fan-out of two, and a receiver with a 2:1 input multiplexer.

The drivers provide four selectable levels of preemphasis to compensate for transmission line losses. The receivers incorporates receive equalization and compensates for input transmission line loss. This minimizes deterministic jitter in the link. The equalization is optimized to compensate for a FR-4 backplane trace with 5-dB, high-frequency loss between 375 MHz and 1.875 GHz. This corresponds to a 24-inch long FR-4 trace with 6-mil trace width.

This device operates from a single 3.3-V supply. The device has integrated 100- line impedance. The inputs and outputs may be ac coupled for best interconnectivity with other devices such as SERDES I/O or additional XAUI multiplexer buffer. With ac coupling, jitter is the lowest.

The SN65LVCP40 is packaged in a 7 mm × 7 mm × 1 mm QFN (quad flatpack no-lead) lead-free package, and is characterized for operation from -40°C to 85°C.

The SN65LVCP40 is a signal conditioner and data multiplexer optimized for backplanes. Input equalization and programmable output preemphasis support data rates up to 4 Gbps. Common applications are redundancy switching, signal buffering, or performance improvements on legacy backplane hardware.

The SN65LVCP40 combines a pair of 1:2 buffers with a pair of 2:1 multiplexers (mux). Selectable switch-side loopback supports system testing. System interconnects and serial backplane applications of up to 4 Gbps are supported. Each of the two independent channels consists of a transmitter with a fan-out of two, and a receiver with a 2:1 input multiplexer.

The drivers provide four selectable levels of preemphasis to compensate for transmission line losses. The receivers incorporates receive equalization and compensates for input transmission line loss. This minimizes deterministic jitter in the link. The equalization is optimized to compensate for a FR-4 backplane trace with 5-dB, high-frequency loss between 375 MHz and 1.875 GHz. This corresponds to a 24-inch long FR-4 trace with 6-mil trace width.

This device operates from a single 3.3-V supply. The device has integrated 100- line impedance. The inputs and outputs may be ac coupled for best interconnectivity with other devices such as SERDES I/O or additional XAUI multiplexer buffer. With ac coupling, jitter is the lowest.

The SN65LVCP40 is packaged in a 7 mm × 7 mm × 1 mm QFN (quad flatpack no-lead) lead-free package, and is characterized for operation from -40°C to 85°C.

下載

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet DC to 4-GBPS Dual 1:2 Multiplexer/Repeater/Equalizer datasheet (Rev. D) 2006年 2月 10日

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點