TFP410
- Digital visual interface (DVI) compliant1
- Supports pixel rates up to 165MHz (including 1080p and WUXGA at 60Hz)
- Universal graphics controller interface:
- 12-bit, dual-edge and 24-bit, single-edge input modes
- Adjustable 1.1V to 1.8V and standard 3.3V CMOS input signal Levels
- Fully differential and single-ended input clocking modes
- Standard Intel 12-bit digital video port compatible as on Intel™ 81x Chipsets
- Enhanced PLL noise immunity:
- On-chip regulators and bypass capacitors for reducing system Costs
- Enhanced jitter performance:
- No HSYNC jitter anomaly
- Negligible data-dependent jitter
- Programmable using I2C serial interface
- Monitor detection through hot-plug and receiver detection
- Single 3.3V supply operation
- 64-Pin TQFP using TI’s PowerPAD™ package
- TI’s advanced 0.18µm EPIC-5™ CMOS process technology
- Pin compatible with SiI164 DVI transmitter(1)
(1)The digital visual interface (DVI) specification is an industry standard developed by the digital display working group (DDWG) for high-speed digital connection to digital displays and has been adopted by industry-leading PC and consumer electronics manufacturers. The TFP410 is compliant to the DVI Revision 1.0 specification.
The TFP410 device is a Texas Instruments PanelBus™ flat-panel display product, part of a comprehensive family of end-to-end DVI 1.0-compliant solutions, targeted at the PC and consumer electronics industry.
The TFP410 device provides a universal interface to allow a glueless connection to most commonly available graphics controllers. Some of the advantages of this universal interface include selectable bus widths, adjustable signal levels, and differential and single-ended clocking. The adjustable 1.1V to 1.8V digital interface provides a low-EMI, high-speed bus that connects seamlessly with 12-bit or 24-bit interfaces. The DVI interface supports flat-panel display resolutions up to UXGA at 165MHz in 24-bit true color pixel format.
The TFP410 device combines PanelBus circuit innovation with TI’s advanced 0.18µm EPIC-5 CMOS process technology and TI’s ultra-low ground inductance PowerPAD package. The result is a compact 64-pin TQFP package providing a reliable, low-current, low-noise, high-speed digital interface solution.
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TIDEP0040 — 軟體無線電技術 (SDR) OMAPL-138 架構硬體/軟體參考設計
TIDEP-01008 — Jacinto™ ADAS 處理器上的多感測器平臺參考設計
TIDEP0038 — 視覺分析 OMAPL-138 架構硬體/軟體參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
HTQFP (PAP) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。