現在提供此產品的更新版本
功能相同,但引腳輸出與所比較的產品不同
TPIC6B595
- Low rDS(on),5 Ω (Typical)
- Avalanche Energy, 30 mJ
- Eight Power DMOS Transistor Outputs of 150-mA Continuous Current
- Output Clamp Voltage, 50 V
- Devices are Cascadable
- Low-Power Consumption
The TPIC6B595 device is a monolithic, high-voltage, medium-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium current or high-voltage loads.
This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively.
The storage register transfers data to the output buffer when shift-register clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable (G) is held high, all data in the output buffers is held low and all drain outputs are off. When G is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.
Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at TC = 25°C. The current limit decreases as the junction temperature increases for additional device protection.
The TPIC6B595 is characterized for operation over the operating case temperature range of −40°C to 125°C.
For all available packages, see the orderable addendum at the end of the data sheet.技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TPIC6B595 Power Logic 8-Bit Shift Register datasheet (Rev. B) | PDF | HTML | 2015年 6月 19日 |
Application note | TPIC6595 Power+ Logic(TM) 8-Bit Shift Reg. With Low-Side Power DMOS Switches (Rev. A) | 1993年 7月 1日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
PDIP (N) | 20 | Ultra Librarian |
SOIC (DW) | 20 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。