TPS3852-Q1
- AEC-Q100 Qualified with the Following Results:
- Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
- Device HBM ESD Classification Level 2
- Device CDM ESD Classification Level C4B
- VDD Input Voltage Range: 1.6 V to 6.5 V
- 0.8% Voltage Threshold Accuracy
- Low Supply Current: IDD = 10 µA (typ)
- User-Programmable Watchdog Timeout
- Factory-Programmed Precision Watchdog and Reset Timers:
- ±15% Accurate WDT and RST Delays
- Open-Drain Outputs
- Manual Reset Input (MR)
- Precision Voltage Monitoring:
- Supports Common Rails from 1.8 V to 5.0 V
- 4% and 7% Thresholds Available
- 0.5% Hysteresis
- Watchdog Disable Feature
- Available in a Small 3-mm × 3-mm, 8-Pin VSON Package
The TPS3852-Q1 is a precision voltage supervisor with an integrated window watchdog timer. The TPS3852-Q1 includes a precision undervoltage supervisor with an undervoltage threshold (VITN) that achieves 0.8% accuracy over the specified temperature range of –40°C to +125°C. In addition, the TPS3852-Q1 includes accurate hysteresis making the device ideal for use with tight tolerance systems. The supervisor RESET delay features a 15% accuracy, high-precision delay timer.
The TPS3852-Q1 includes a programmable window watchdog timer for a wide variety of applications. The dedicated watchdog output (WDO) enables increased resolution to help determine the nature of fault conditions. The watchdog timeouts can be programmed either by an external capacitor or by factory-programmed default delay settings. The watchdog can be disabled to avoid undesired watchdog timeouts during the development process.
The TPS3852-Q1 is available in a small 3.00-mm × 3.00-mm, 8-pin VSON package. The TPS3852-Q1 features wettable flanks that allow for easy optical inspection.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TPS3852-Q1 High-Accuracy Voltage Supervisor with Integrated Watchdog Timer datasheet | PDF | HTML | 2017年 2月 22日 |
Functional safety information | TPS3852-Q1 Functional Safety FIT Rate and Failure Mode Distribution | 2019年 12月 18日 | ||
E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | 2019年 6月 28日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VSON (DRB) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點