TPS53689

現行

具 VR14 SVID 和 PMBus 的雙通道 8 相位降壓數位多相 D-CAP+™ 控制器

現在提供此產品的更新版本

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
TPS53689T 現行 具 VR14 SVID 和 PMBus 的雙通道 8 相位降壓數位多相 D-CAP+™ 控制器 This product supports native TLVR

產品詳細資料

Vin (min) (V) 4.5 Vin (max) (V) 17 Iout (max) (A) 765 Operating temperature range (°C) -40 to 125 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Frequency synchronization, I2C, Light Load Efficiency, Multiple Outputs, PMBus, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, SVID, Synchronous Rectification, UVLO adjustable, Voltage Margining Iq (typ) (µA) 50000 Number of phases 8
Vin (min) (V) 4.5 Vin (max) (V) 17 Iout (max) (A) 765 Operating temperature range (°C) -40 to 125 Control mode D-CAP+ Topology Multiphase Rating Catalog Vout (min) (V) 0.25 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Frequency synchronization, I2C, Light Load Efficiency, Multiple Outputs, PMBus, Phase Interleaving, Power good, Pre-Bias Start-Up, Remote Sense, SVID, Synchronous Rectification, UVLO adjustable, Voltage Margining Iq (typ) (µA) 50000 Number of phases 8
WQFN (RSB) 40 25 mm² 5 x 5
  • Input voltage range: 4.5 V to 17 V
  • Output voltage range: 0.25 V to 5.5 V
  • Dual output supporting N+M phase configurations (N+M ≤ 8, M ≤ 4)
  • Intel VR14 SVID compliant with PSYS support
  • Backward compatible to VR13.HC/VR13.0 SVID
  • Automatic NVM fault status logging
  • Dynamic current limit for improved Fast-Vmode performance
  • Fully compatible with TI NexFET™ power stage for high-density solutions
  • Enhanced D-CAP+ control to provider superior transient performance with excellent dynamic current sharing
  • Dynamic phase shedding with programmable thresholds for optimizing efficiency at light and heavy loads
  • Configurable with non-volatile memory (NVM) for low external component count
  • Accurate, adjustable, adaptive voltage positioning (AVP, load line) support
  • Individual per-phase IMON calibration, with multi-slope gain calibration to increase system accuracy.
  • Fast phase-adding for transient undershoot reduction
  • Diode braking with programmable timeout for reduced transient overshoot
  • Patented AutoBalance™ current sharing
  • Programmable per-phase valley current limit (OCL)
  • PMBus™ v1.3.1 system interface for telemetry of voltage, current, power, temperature, and fault conditions
  • Programmable loop compensation through PMBus
  • Driverless configuration for efficient high- frequency switching
  • 5.00 mm × 5.00 mm, 40-pin, QFN package
  • Input voltage range: 4.5 V to 17 V
  • Output voltage range: 0.25 V to 5.5 V
  • Dual output supporting N+M phase configurations (N+M ≤ 8, M ≤ 4)
  • Intel VR14 SVID compliant with PSYS support
  • Backward compatible to VR13.HC/VR13.0 SVID
  • Automatic NVM fault status logging
  • Dynamic current limit for improved Fast-Vmode performance
  • Fully compatible with TI NexFET™ power stage for high-density solutions
  • Enhanced D-CAP+ control to provider superior transient performance with excellent dynamic current sharing
  • Dynamic phase shedding with programmable thresholds for optimizing efficiency at light and heavy loads
  • Configurable with non-volatile memory (NVM) for low external component count
  • Accurate, adjustable, adaptive voltage positioning (AVP, load line) support
  • Individual per-phase IMON calibration, with multi-slope gain calibration to increase system accuracy.
  • Fast phase-adding for transient undershoot reduction
  • Diode braking with programmable timeout for reduced transient overshoot
  • Patented AutoBalance™ current sharing
  • Programmable per-phase valley current limit (OCL)
  • PMBus™ v1.3.1 system interface for telemetry of voltage, current, power, temperature, and fault conditions
  • Programmable loop compensation through PMBus
  • Driverless configuration for efficient high- frequency switching
  • 5.00 mm × 5.00 mm, 40-pin, QFN package

The TPS53689 is a VR14 SVID compliant step down controller with two channels, built-in non-volatile memory (NVM), and PMBus™ interface, and is fully compatible with TI NexFET™ power stages. Advanced control features such as the D-CAP+ architecture with undershoot reduction (USR) and overshoot reduction (OSR) provide fast transient response, low output capacitance, and good dynamic current sharing. The device also provides novel phase interleaving strategy and dynamic phase shedding for efficiency improvement at different loads. Adjustable control of output voltage slew rate and adaptive voltage positioning are natively supported. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the host system. All programmable parameters can be configured through the PMBus interface and can be stored in NVM as the new default values, to minimize the external component count.

The TPS53689 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.

The TPS53689 is a VR14 SVID compliant step down controller with two channels, built-in non-volatile memory (NVM), and PMBus™ interface, and is fully compatible with TI NexFET™ power stages. Advanced control features such as the D-CAP+ architecture with undershoot reduction (USR) and overshoot reduction (OSR) provide fast transient response, low output capacitance, and good dynamic current sharing. The device also provides novel phase interleaving strategy and dynamic phase shedding for efficiency improvement at different loads. Adjustable control of output voltage slew rate and adaptive voltage positioning are natively supported. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the host system. All programmable parameters can be configured through the PMBus interface and can be stored in NVM as the new default values, to minimize the external component count.

The TPS53689 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.

下載 觀看有字幕稿的影片 影片

索取更多資訊

提供完整產品規格表。立即索取

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的裝置不同
TPS53688 現行 具 VR13.HC SVID 和 PMBus 的雙通道 8 相位降壓數位多相 D-CAP+™ 控制器 VR13.HC supporting version of the TPS53689
TPS536C9 現行 具有 VR14 SVID 和 PMBus 的雙通道、12 相位降壓、數位多相 D-CAP+™ 控制器 12-phase version of the TPS53689

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TPS53689 Dual-channel (N + M ≤ 8 phase) D-CAP+™, Step-down, Multiphase Controller with PMBus and VR14 SVID Interfaces datasheet PDF | HTML 2021年 6月 3日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RSB) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片