TPS65279V
- 4.5-V to 18-V Wide Input Voltage Range
- I2C Controlled 7-Bits VID Programmable
Output Voltage from 0.68 V to 1.95 V with 10-mV
Steps for Each Buck; Output Voltage Can Also be
Set By Resistor Divider - Programmable Slew Rate Control for Output Voltage
Transition - Up to 5-A Maximum Continuous Output Current in
Buck 1 and Buck 2 - Buck 1 and Buck 2 can be Paralleled to Deliver
up to 10-A Current - I2C Compatible Interface With Standard
Mode (100 kHz) and Fast Mode (400 kHz) - I2C Read Back Power Good Status and
Die Temperature Warning - Pulse Skipping Mode to Achieve
High Efficiency in Light Load - Adjustable Switching Frequency 200 kHz – 1.6 MHz
Set by External Resistor - Dedicated Enable and Soft-Start for Each Buck
- Peak Current-Mode Control with Simple Compensation
Circuit - Cycle-by-Cycle Over Current Protection
- 180° Out-of-Phase Operation to Reduce Input
Capacitance and Power Supply Induced Noise - Over Temperature Protection
- Available in 32-Pin Thermally Enhanced HTSSOP (DAP)
and 36-Pin QFN 6-mm × 6-mm (RHH) Packages
The TPS65279V is a monolithic dual synchronous buck regulator with wide 4.5-V to 18-V operating input voltage that can operate in 5-, 9-, 12- or 15-V bus voltages and battery chemistries. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.
Each buck converter in TPS65279V has external feedback resistors that can be used for setting the initial start up voltage. The feedback voltage reference for this start-up option is 0.6 V. Once the VID DAC is updated via the I2C, the buck converter switches feedback resistors from external to internal. The output voltage in each buck can be programmable from 0.68 V to 1.95 V in 10-mV steps with I2C Controlled 7-Bits VID.
Each buck converter in TPS65279V can also be I2C controlled for enabling/disabling output voltage, setting the pulse skipping mode and reading the power good status and die temperature warning.
The switching frequency of the converters can be set from 200 kHz to 1.6 MHz with an external resistor. Two converters have clock signal with 180° out-of-phase.
Two bucks in TPS65279V can be paralleled to deliver up to 10-A load current by floating the MODE pin. Two phase operation in current sharing reduces system filtering capacitance and inductance, alleviates EMI and improves output voltage ripple and noise.
TPS65279V features dedicated enable pin when I2C interface is not used. Independent soft-start pin provides flexibility in power up programmability. Constant frequency peak current mode control simplifies the compensation and provides fast transient response. Cycle-by-cycle over current protection and hiccup mode operation limit MOSFET power dissipation in short circuit or over loading fault conditions. Low side reverse over current protection also prevents excessive sinking current from damaging the converter.
TPS65279V also features a light load pulse skipping mode (PSM) that can be controlled by I2C or MODE pin configuration. The PSM mode allows a power loss reduction on the input power supplied to the system to achieve high efficiency at light loading.
The TPS65279V is available in a 32-pin thermally enhanced HTSSOP (DAP) package and 36-pin QFN 6-mm × 6-mm (RHH) package.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | 4.5V to 18V Input, 5A/5A Dual Synchronous Step-Down Converter datasheet (Rev. B) | 2014年 1月 16日 | |
| EVM User's guide | TPS65279V Buck Converter Evaluation Module User's Guide (Rev. A) | PDF | HTML | 2021年 5月 25日 | |
| Application note | Measure Power Stage Gain and Slope Compensation in PCM (Peak Current Mode) BUCK (Rev. A) | PDF | HTML | 2019年 4月 1日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS65279V Unencrypted PSpice Average Model Package (Rev. A)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| HTSSOP (DAP) | 32 | Ultra Librarian |
| VQFN (RHH) | 36 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點